Fast power loss calculation for digital static CMOS circuits

被引：3
|
作者：
Gavrilov, S
Glebov, A
Rusakov, S
Blaauw, D
Jones, L
Vijayan, G
机构：
来源：
EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS | 1997年
关键词：
D O I：
10.1109/EDTC.1997.582392
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we present a new dynamic power estimation method that produces accurate power measures at considerably faster run rimes. The approach uses an enhanced switch-level simulation algorithm that takes into account both short-circuit power and charge-sharing power effects. In benchmarks against a popular commercial power simulation tool, our approach yields power measurements on average within 3% of the commercial solution, while taking between 15 to 20 times less CPU time.
引用
收藏
页码：411 / 415
页数：5
相关论文
共 50 条
  • [1] Partitioning and analysis of static digital CMOS circuits
    G. Diehl ISDN GmbH
    IEEE Trans Comput Aided Des Integr Circuits Syst, 11 (1292-1310):
  • [2] Partitioning and analysis of static digital CMOS circuits
    Hubner, U
    Vierhaus, HT
    Camposano, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (11) : 1292 - 1310
  • [3] Static power model for CMOS and FPGA circuits
    Razzaq, Anas
    Ye, Andy
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2021, 15 (04): : 263 - 278
  • [4] Short circuit power estimation of static CMOS circuits
    Jung, SH
    Baek, JH
    Kim, SY
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 545 - 549
  • [5] Variation of Power Dissipation for Adiabatic CMOS and Conventional CMOS Digital Circuits
    Goyal, Sakshi
    Singh, Gurvinder
    Sharma, Pushpinder
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 162 - 166
  • [6] Dynamic and static power co-analysis of CMOS circuits
    Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100080, China
    不详
    不详
    Jisuanji Gongcheng, 2006, 10 (231-233):
  • [7] MINIMIZING POWER-CONSUMPTION IN DIGITAL CMOS CIRCUITS
    CHANDRAKASAN, AP
    BRODERSEN, RW
    PROCEEDINGS OF THE IEEE, 1995, 83 (04) : 498 - 523
  • [8] Power consumption of static and dynamic CMOS circuits: A comparative study
    Macii, E
    Poncino, M
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 425 - 427
  • [9] Minimizing stand-by leakage power in static CMOS circuits
    Naidu, SR
    Jacobs, ETAF
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 370 - 376
  • [10] Impact of simultaneous switching noise on the static behavior of digital CMOS circuits
    Azais, F.
    Larguier, L.
    Renovell, M.
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 239 - 244
12345