Fast power loss calculation for digital static CMOS circuits

被引：3
|
作者：
Gavrilov, S
Glebov, A
Rusakov, S
Blaauw, D
Jones, L
Vijayan, G
机构：
来源：
EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS | 1997年
关键词：
D O I：
10.1109/EDTC.1997.582392
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we present a new dynamic power estimation method that produces accurate power measures at considerably faster run rimes. The approach uses an enhanced switch-level simulation algorithm that takes into account both short-circuit power and charge-sharing power effects. In benchmarks against a popular commercial power simulation tool, our approach yields power measurements on average within 3% of the commercial solution, while taking between 15 to 20 times less CPU time.
引用
收藏
页码：411 / 415
页数：5
相关论文
共 50 条
  • [21] Fault diagnosis for static CMOS circuits
    Wen, XQ
    Tamamoto, H
    Saluja, KK
    Kinoshita, K
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 282 - 287
  • [22] Static power reduction in nano CMOS circuits a through an adequate circuit synthesis
    Jozwiak, L.
    Gawlowski, D.
    Slusarczyk, A.
    Chojnacki, A.
    MIXDES 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS:, 2007, : 172 - 177
  • [23] System level optimization of static power consumption in nano-CMOS circuits
    Helms, D.
    MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems:, 2007, : 169 - 171
  • [24] Static power optimization of deep submicron CMOS circuits for dual VT technology
    Wang, Q
    Vrudhula, SBK
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 490 - 496
  • [25] Logical effort based dynamic power estimation and optimization of static CMOS circuits
    Kabbani, A.
    INTEGRATION-THE VLSI JOURNAL, 2010, 43 (03) : 279 - 288
  • [26] Multivariate Analysis Exploiting Static Power on Nanoscale CMOS Circuits for Cryptographic Applications
    Djukanovic, Milena
    Bellizia, Davide
    Scotti, Giuseppe
    Trifiletti, Alessandro
    PROGRESS IN CRYPTOLOGY - AFRICACRYPT 2017, 2017, 10239 : 79 - 94
  • [27] Least-square estimation of average power in digital CMOS circuits
    Murugavel, AK
    Ranganathan, N
    Chandramouli, R
    Chavali, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (01) : 55 - 58
  • [28] Multi-Threshold CMOS Design for Low Power Digital Circuits
    Hemantha, S.
    Dhawan, Amit
    Kar, Haranath
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 2560 - 2564
  • [29] Average power in digital CMOS circuits using least square estimation
    Murugavel, AK
    Ranganathan, N
    Chandramouli, R
    Chavali, S
    VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 215 - 220
  • [30] SiC-CMOS Digital Circuits for High Temperature Power Conversion
    Barlow, M.
    Francis, A. M.
    Chiolino, N.
    Holmes, J.
    Abbasi, A.
    Mantooth, H. A.
    2016 IEEE 4TH WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS (WIPDA), 2016, : 223 - 227
12345