Average power in digital CMOS circuits using least square estimation

被引:5
|
作者
Murugavel, AK [1 ]
Ranganathan, N [1 ]
Chandramouli, R [1 ]
Chavali, S [1 ]
机构
[1] Univ S Florida, Ctr Microelect Res, Dept Comp Sci & Engn, Tampa, FL 33620 USA
关键词
D O I
10.1109/ICVD.2001.902663
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Power estimation is an important issue in digital VLSI circuit design. The estimation of average power dissipation of a circuit through exhaustive simulation is impractical due to the large number of primary inputs and their combinations. In this paper, two algorithms based on least square estimation are proposed for determining the average power dissipation in CMOS circuits. Least square estimation converges faster by attempting to minimize the mean square error value during each iteration. Two approaches namely, the square estimation, are investigated. The proposed methods are distribution independent in terms of the input samples, unbiased and point estimation based. Experimental results for the MCNC '91 and the ISCAS '89 benchmark circuits are presented. While the sequential least square algorithm performs comparable with the Monte-Carlo method, the recursive least square method converges up to 12 times faster than the Monte-Carlo technique.
引用
收藏
页码:215 / 220
页数:6
相关论文
共 50 条
  • [1] Least-square estimation of average power in digital CMOS circuits
    Murugavel, AK
    Ranganathan, N
    Chandramouli, R
    Chavali, S
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (01) : 55 - 58
  • [2] Average power estimation in CMOS circuit with least square method
    Lu, Jun-Ming
    Lin, Zheng-Hui
    [J]. Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2002, 36 (03): : 315 - 318
  • [3] Average and Maximum Power Consumption of Digital CMOS Circuits Using Logic Pictures
    Fouda, M. F.
    Abdelhalim, M. B.
    Amer, H. H.
    [J]. 2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES 2009), 2009, : 225 - +
  • [4] Nonparametric estimation of average power dissipation in CMOS VLSI circuits
    Yuan, LP
    Teng, CC
    Kang, SM
    [J]. PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 225 - 228
  • [5] Statistical estimation of average power dissipation in CMOS VLSI circuits using nonparametric techniques
    Yuan, LP
    Teng, CC
    Kang, SM
    [J]. 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 73 - 78
  • [6] A new approach to power estimation and reduction in CMOS digital circuits
    Brzozowski, Ireneusz
    Kos, Andrzej
    [J]. INTEGRATION-THE VLSI JOURNAL, 2008, 41 (02) : 219 - 237
  • [7] Power Dissipation Estimation of CMOS Digital Circuits at the Gate Level in VHDL
    Chereja, Verginia-Iulia-Maria
    Potarniche, Adriana-Ioana
    Ranga, Sergiu-Alex
    Kirei, Botond Sandor
    Topa, Marina Dana
    [J]. 2018 13TH INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND TELECOMMUNICATIONS (ISETC), 2018, : 63 - 66
  • [8] Effects of buffer insertion on the average/peak power ratio in CMOS VLSI digital circuits
    Acosta, Antonio J.
    Mora, Jose M.
    Castro, Javier
    Parra, Pilar
    [J]. VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
  • [9] Average leakage current estimation of CMOS logic circuits
    de Gyvez, JP
    van de Wetering, E
    [J]. 19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 375 - 379
  • [10] Accurate power estimation for CMOS circuits
    Shiue, WT
    [J]. IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 829 - 833