Dynamic and static power co-analysis of CMOS circuits

被引：0
|
作者：
Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100080, China [1 ]
不详 [2 ]
不详 [3 ]
机构：
来源：
Jisuanji Gongcheng | 2006年 / 10卷 / 231-233期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
An analysis method of real power estimation is proposed to achieve the co-analysis of dynamic and leakage power. This paper defines two parameters of variation and expectation rate (VER) and maximum-skew ratio (MSR) along with expectation and variation to describe the complicated behavioral of power, which offer more valuable information for low power design. Experiments with some of ISCAS85, ISCAS89 and ITC99 benchmark circuits show the analysis method and the proposed parameters are very useful for low power design and energy delivery.
引用
收藏
相关论文
共 50 条
  • [1] Power consumption of static and dynamic CMOS circuits: A comparative study
    Macii, E
    Poncino, M
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 425 - 427
  • [2] Logical effort based dynamic power estimation and optimization of static CMOS circuits
    Kabbani, A.
    INTEGRATION-THE VLSI JOURNAL, 2010, 43 (03) : 279 - 288
  • [3] Performance Analysis of Voltage-Scaled Static and Dynamic CMOS Circuits
    Chandel, Rajeevan
    Nataraj, Y.
    Khanna, Gargi
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2008, 3 (02) : 171 - 176
  • [4] Static power model for CMOS and FPGA circuits
    Razzaq, Anas
    Ye, Andy
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2021, 15 (04): : 263 - 278
  • [5] Dynamic Power Saving for CMOS Circuits
    Yeap, Kim Ho
    Ng, Len Luet
    Mazlan, Ahmad Uzair
    Loh, Siu Hong
    Tshai, Kim Hoe
    JURNAL KEJURUTERAAN, 2024, 36 (04): : 1399 - 1407
  • [6] Multivariate Analysis Exploiting Static Power on Nanoscale CMOS Circuits for Cryptographic Applications
    Djukanovic, Milena
    Bellizia, Davide
    Scotti, Giuseppe
    Trifiletti, Alessandro
    PROGRESS IN CRYPTOLOGY - AFRICACRYPT 2017, 2017, 10239 : 79 - 94
  • [7] Short circuit power estimation of static CMOS circuits
    Jung, SH
    Baek, JH
    Kim, SY
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 545 - 549
  • [8] Partitioning and analysis of static digital CMOS circuits
    G. Diehl ISDN GmbH
    IEEE Trans Comput Aided Des Integr Circuits Syst, 11 (1292-1310):
  • [9] Partitioning and analysis of static digital CMOS circuits
    Hubner, U
    Vierhaus, HT
    Camposano, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (11) : 1292 - 1310
  • [10] Fast power loss calculation for digital static CMOS circuits
    Gavrilov, S
    Glebov, A
    Rusakov, S
    Blaauw, D
    Jones, L
    Vijayan, G
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 411 - 415
12345