System-level State Equality Detection for the Formal Dynamic Verification of Legacy Distributed Applications

被引:1
|
作者
Guthmuller, Marion [1 ,2 ,3 ]
Quinson, Martin [1 ,2 ,3 ]
Corona, Gabriel [1 ,2 ,3 ]
机构
[1] Univ Lorraine, LORIA, UMR 7503, Vandoeuvre Les Nancy, France
[2] CNRS, LORIA, UMR 7503, Vandoeuvre Les Nancy, France
[3] Inria, AlGorille Project Team, Villers Les Nancy, France
关键词
D O I
10.1109/PDP.2015.95
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The ever increasing complexity of distributed systems mandates to formally verify their design and implementation. Unfortunately, the common approaches and existing tools to formally establish the correctness of these systems remain hardly applicable to the kind of legacy applications that are commonly found in the HPC community. We present how system-level memory introspection can be achieved directly at runtime without relying on the source code analysis. We use this mechanism to detect the equality of the application's state at system level. As the storage of the system state may be memory expensive, we compact the memory by sharing unchanged memory pages between snapshots. This enables the automated verification of safety and liveness properties on legacy distributed applications written in Fortran or C/C++ using the MPI standard. We demonstrate the effectiveness of our approach on several programs from the MPICH3 test suite.
引用
收藏
页码:451 / 458
页数:8
相关论文
共 50 条
  • [21] An efficient system-level to RTL verification framework for computation-intensive applications
    Liveris, ND
    Zhou, H
    Banerjee, P
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 28 - 33
  • [22] System-level Performance of Distributed Cooperation
    Mungara, Ratheesh
    George, Geordie
    Lozano, Angel
    2012 CONFERENCE RECORD OF THE FORTY SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2012, : 1559 - 1563
  • [23] Towards formal verification on the system level
    Drechsler, R
    15TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2004, : 2 - 5
  • [24] Design for verification in system-level models and RTL
    Mathur, Anmol
    Krishnaswamy, Venkat
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 193 - 198
  • [25] A Verification Approach for System-Level Concurrent Programs
    Daum, Matthias
    Doerrenbaecher, Jan
    Schmidt, Mareike
    Wolff, Burkhart
    VERIFIED SOFTWARE: THEORIES, TOOLS, EXPERIMENTS, 2008, 5295 : 161 - 176
  • [26] Development and Applications of a Dynamic DVB-H System-Level Simulator
    Gomez-Barquero, David
    Poikonen, Jussi
    Paavola, Jarkko
    Cardona, Narcis
    IEEE TRANSACTIONS ON BROADCASTING, 2010, 56 (03) : 358 - 368
  • [27] Functional Verification of Complete Sequential Behaviors: A Formal Treatment of Discrepancies between System-Level and RTL, Descriptions
    Castro Marquez, Carlos Ivan
    Strum, Marius
    Chau, Wang Jiang
    2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [28] Formal Verification of Non-Functional Strategies of System-Level Power Management Architecture in Modern Processors
    Sharafinejad, Reza
    Alizadeh, Bijan
    Nikoubin, Tooraj
    PROCEEDINGS OF THE 2020 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS 2020), 2020,
  • [29] Formal Model for System-Level Power Management Design
    Simonovic, Mirela
    Zivojnovic, Vojin
    Saranovac, Lazar
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1599 - 1602
  • [30] Formal refinement checking in a system-level design methodology
    Talpin, JP
    Le Guernic, P
    Shukla, SK
    Doucet, F
    Gupta, R
    FUNDAMENTA INFORMATICAE, 2004, 62 (02) : 243 - 273