System-level State Equality Detection for the Formal Dynamic Verification of Legacy Distributed Applications

被引:1
|
作者
Guthmuller, Marion [1 ,2 ,3 ]
Quinson, Martin [1 ,2 ,3 ]
Corona, Gabriel [1 ,2 ,3 ]
机构
[1] Univ Lorraine, LORIA, UMR 7503, Vandoeuvre Les Nancy, France
[2] CNRS, LORIA, UMR 7503, Vandoeuvre Les Nancy, France
[3] Inria, AlGorille Project Team, Villers Les Nancy, France
关键词
D O I
10.1109/PDP.2015.95
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The ever increasing complexity of distributed systems mandates to formally verify their design and implementation. Unfortunately, the common approaches and existing tools to formally establish the correctness of these systems remain hardly applicable to the kind of legacy applications that are commonly found in the HPC community. We present how system-level memory introspection can be achieved directly at runtime without relying on the source code analysis. We use this mechanism to detect the equality of the application's state at system level. As the storage of the system state may be memory expensive, we compact the memory by sharing unchanged memory pages between snapshots. This enables the automated verification of safety and liveness properties on legacy distributed applications written in Fortran or C/C++ using the MPI standard. We demonstrate the effectiveness of our approach on several programs from the MPICH3 test suite.
引用
收藏
页码:451 / 458
页数:8
相关论文
共 50 条
  • [41] SyLVaaS: System Level Formal Verification as a Service
    Mancini, Toni
    Mari, Federico
    Massini, Annalisa
    Melatti, Igor
    Tronci, Enrico
    FUNDAMENTA INFORMATICAE, 2016, 149 (1-2) : 101 - 132
  • [42] System-level verification methodology for advanced switch fabrics
    Sosa, J
    Montiel-Nelson, JA
    Navarro, H
    Shahdadpuri, M
    Sarmiento, R
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 187 - 198
  • [43] Formal Verification of Service Level Agreements Through Distributed Monitoring
    Nobakht, Behrooz
    de Gouw, Stijn
    de Boer, Frank S.
    SERVICE ORIENTED AND CLOUD COMPUTING, ESOCC 2015, 2015, 9306 : 125 - 140
  • [44] Formal development and verification of a distributed railway control system
    Haxthausen, AE
    Peleska, J
    FM'99-FORMAL METHODS, VOL II, 1999, 1709 : 1546 - 1563
  • [45] Formal development and verification of a distributed railway control system
    Haxthausen, AE
    Peleska, J
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2000, 26 (08) : 687 - 701
  • [46] Formal Framework for Automated Analysis and Verification of Distributed Reactive Applications
    Chabane, Sarah
    Ameur-Boulifa, Rabea
    Mezghiche, Mohamed
    PROCEEDINGS OF 2017 FIRST INTERNATIONAL CONFERENCE ON EMBEDDED & DISTRIBUTED SYSTEMS (EDIS 2017), 2017, : 25 - 30
  • [47] System Level Formal Verification via Distributed Multi-Core Hardware in the Loop Simulation
    Mancini, Toni
    Mari, Federico
    Massini, Annalisa
    Melatti, Igor
    Tronci, Enrico
    2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 734 - 742
  • [48] Combining simulation and formal methods for system-level performance analysis
    Kuenzli, Simon
    Poletti, Francesco
    Benini, Luca
    Thiele, Lothar
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 234 - +
  • [49] Observer-based verification using introspection - A system-level verification implementation
    Metzger, M.
    Bastien, F.
    Rousseau, F.
    Vachon, J.
    Aboulhamid, E. M.
    ADVANCES IN DESIGN AND SPECIFICATION LANGUAGES FOR EMBEDDED SYSTEMS, 2007, : 209 - +
  • [50] Random testing for system-level functional verification of system-on-chip
    Ma Qinsheng
    Cao Yang
    Yang Jun
    Wang Min
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2009, 20 (06) : 1378 - 1383