Formal Model for System-Level Power Management Design

被引：0
|
作者：
Simonovic, Mirela [1 ,2 ]
Zivojnovic, Vojin [1 ]
Saranovac, Lazar [2 ]
机构：
[1] Aggios Inc, Belgrade, Serbia
[2] Univ Belgrade, Sch Elect Engn, Belgrade, Serbia
来源：
PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE) | 2017年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we present a new formal model, called p-FSM, for system-level power management design. The p-FSM is a modular, compositional, hierarchical, and unified model for hardware and software components. The model encapsulates power management control mechanisms, operating states and properties of a component that affect power, energy and thermal aspects of the system. Inter-component dependencies are modeled through a component-based interface. By connecting multiple p-FSMs we gradually compose the model of the whole system which ensures correct-by-construction system-level control sequencing. The model can also be used to formally verify the functional correctness of the power management design.
引用
收藏
页码：1599 / 1602
页数：4
相关论文
共 50 条
  • [1] A formal framework for modeling and analysis of system-level dynamic power management
    Yardi, S
    Channakeshava, K
    Hsiao, MS
    Martin, TL
    Ha, DS
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 119 - 126
  • [2] Formal system-level design space exploration
    Knorreck, Daniel
    Apvrille, Ludovic
    Pacalet, Renaud
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (02): : 250 - 264
  • [3] System-Level Power Management for Low-Power SOC Design
    Zhu Jing-jing
    Lu Feng
    [J]. 2011 TENTH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING AND SCIENCE (DCABES), 2011, : 412 - 416
  • [4] A survey of design techniques for system-level dynamic power management
    Benini, L
    Bogliolo, A
    De Micheli, G
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 299 - 316
  • [5] System-level dynamic power management
    Benini, L
    Bogliolo, A
    De Micheli, G
    [J]. IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 23 - 31
  • [6] Formal refinement checking in a system-level design methodology
    Talpin, JP
    Le Guernic, P
    Shukla, SK
    Doucet, F
    Gupta, R
    [J]. FUNDAMENTA INFORMATICAE, 2004, 62 (02) : 243 - 273
  • [7] Complexity management in system-level design
    Kalavade, A
    Lee, EA
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (02): : 157 - 169
  • [8] Comparing system-level power management policies
    Lu, YH
    De Micheli, G
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (02): : 10 - 19
  • [9] System-level power management for mobile devices
    i Creus, Gerard Bosch
    Niska, Petri
    [J]. 2007 CIT: 7TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY, PROCEEDINGS, 2007, : 799 - 804
  • [10] Formal Verification of Non-Functional Strategies of System-Level Power Management Architecture in Modern Processors
    Sharafinejad, Reza
    Alizadeh, Bijan
    Nikoubin, Tooraj
    [J]. PROCEEDINGS OF THE 2020 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS 2020), 2020,
12345