Formal Model for System-Level Power Management Design

被引：0

作者：

Simonovic, Mirela ^{[1
,2
]}

Zivojnovic, Vojin ^{[1
]}

Saranovac, Lazar ^{[2
]}

机构：

[1] Aggios Inc, Belgrade, Serbia

[2] Univ Belgrade, Sch Elect Engn, Belgrade, Serbia

来源：

PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE) | 2017年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper we present a new formal model, called p-FSM, for system-level power management design. The p-FSM is a modular, compositional, hierarchical, and unified model for hardware and software components. The model encapsulates power management control mechanisms, operating states and properties of a component that affect power, energy and thermal aspects of the system. Inter-component dependencies are modeled through a component-based interface. By connecting multiple p-FSMs we gradually compose the model of the whole system which ensures correct-by-construction system-level control sequencing. The model can also be used to formally verify the functional correctness of the power management design.

引用

页码：1599 / 1602

页数：4

共 50 条

[21] System-level power/performance analysis for embedded systems design
Nandi, A
Marculescu, R
[J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 599 - 604
[22] Challenges in system-level design
Wolf, W
[J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
[23] Aspects on system-level design
Plantin, J
Stoy, E
[J]. PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 209 - 210
[24] Challenges in system-level design
Wolf, W
[J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
[25] System-level thermal management and concurrent system design of a wearable multicomputer system
Amon, C
Chae, K
Egan, E
Kasabach, C
Siewiorek, D
Smailagic, A
Stivoric, J
[J]. INTERSOCIETY CONFERENCE ON THERMAL PHENOMENA IN ELECTRONIC SYSTEMS - I-THERM V, 1996, : 46 - 55
[26] IMPLEMENTING THERMAL MANAGEMENT MODELING INTO SOFC SYSTEM-LEVEL DESIGN
Kattke, K. J.
Braun, R. J.
[J]. PROCEEDINGS OF THE ASME 8TH INTERNATIONAL CONFERENCE ON FUEL CELL SCIENCE, ENGINEERING, AND TECHNOLOGY 2010, VOL 2, 2010, : 295 - 308
[27] SYSTEM-LEVEL LEAKAGE POWER ESTIMATION MODEL FOR ASIC DESIGNS
Tripathi, Abhishek Narayan
Rajawat, Arvind
[J]. ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2018, 16 (03) : 361 - 366
[28] System-level power management for system-on-a-chip -based mobile devices
Choi, J.
Cha, H.
[J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (05): : 400 - 409
[29] Fast system-level power profiling for battery-efficient system design
Lahiri, K
Raghunathan, A
Dey, S
[J]. CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2002, : 157 - 162
[30] Modeling and formal verification of dataflow graph in system-level design using Petri net
Chiang, TH
Dung, LR
Yaung, MF
[J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5674 - 5677

← 1 2 3 4 5 →