System-level thermal management and concurrent system design of a wearable multicomputer system

被引：0

作者：

Amon, C ^{[1
]}

Chae, K ^{[1
]}

Egan, E ^{[1
]}

Kasabach, C ^{[1
]}

Siewiorek, D ^{[1
]}

Smailagic, A ^{[1
]}

Stivoric, J ^{[1
]}

机构：

[1] CARNEGIE MELLON UNIV,ENGN DESIGN RES CTR,PITTSBURGH,PA 15213

来源：

INTERSOCIETY CONFERENCE ON THERMAL PHENOMENA IN ELECTRONIC SYSTEMS - I-THERM V | 1996年

关键词：

D O I：

10.1109/ITHERM.1996.534544

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：46 / 55

页数：10

共 50 条

[1] Thermal management and concurrent system design of a wearable multicomputer
Amon, CH
Egan, ER
Smailagic, A
Siewiorek, DP
[J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1997, 20 (02): : 128 - 137
[2] Complexity management in system-level design
Kalavade, A
Lee, EA
[J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (02): : 157 - 169
[3] IMPLEMENTING THERMAL MANAGEMENT MODELING INTO SOFC SYSTEM-LEVEL DESIGN
Kattke, K. J.
Braun, R. J.
[J]. PROCEEDINGS OF THE ASME 8TH INTERNATIONAL CONFERENCE ON FUEL CELL SCIENCE, ENGINEERING, AND TECHNOLOGY 2010, VOL 2, 2010, : 295 - 308
[4] Complexity management in system-level design
Univ of California at Berkeley, Berkeley, United States
[J]. J VLSI Signal Process, 2 (157-169):
[5] SYSTEM-LEVEL DESIGN
BOURBON, B
[J]. COMPUTER DESIGN, 1990, 29 (23): : 19 - 21
[6] Formal Model for System-Level Power Management Design
Simonovic, Mirela
Zivojnovic, Vojin
Saranovac, Lazar
[J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1599 - 1602
[7] Aspects on system-level design
Plantin, J
Stoy, E
[J]. PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 209 - 210
[8] Challenges in system-level design
Wolf, W
[J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
[9] Challenges in system-level design
Wolf, W
[J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
[10] No wait for system-level design
[J]. IET Electron. Syst. Softw, 2006, 6 (02):

← 1 2 3 4 5 →