Embedded OTP fuse in CMOS logic process

被引：10

作者：

Lin, CY ^{[1
]}

Lin, CH ^{[1
]}

Ho, CH ^{[1
]}

Liao, WW ^{[1
]}

Lee, SY ^{[1
]}

Ho, MC ^{[1
]}

Wang, SC ^{[1
]}

Huang, SC ^{[1
]}

Lin, YT ^{[1
]}

Hsu, CCH ^{[1
]}

机构：

[1] Memory Technol Inc, Hsinchu 300, Taiwan

来源：

2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/MTDT.2005.22

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the embedded OTP fuse in standard CMOS logic compatible process without additional mask. The embedded OTP fuse can be programmed in 100us per byte and be accessed in 6ns for 32 bits at once. The 32-bit OTP fuse takes less than 0.0085mm2 in 0.25um CMOS process and has 10-year data retention at 85 degrees C.

引用

页码：13 / 15

页数：3

共 50 条

[31] A High Density Twin-Gate OTP Cell in Pure 28nm CMOS Process
Hsiao, Woan Yun
Mei, Chin Yu
Shen, Wen Chao
Chang, Tzong Sheng
Chih, Yue Der
King, Ya-Chin
Lin, Chrong Jung
PROCEEDINGS OF TECHNICAL PROGRAM - 2014 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2014,
[32] Self-Convergent Trimming of Embedded Logic Compatible OTP memory for VT Variation Reduction in Low Voltage SRAMs
Chien, Sheng-Yen
Lin, Po Yen
Chen, Hung-Yu
Lin, Chrong Jung
King, Ya-Chin
PROCEEDINGS OF TECHNICAL PROGRAM - 2014 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2014,
[33] A direct digital frequency synthesizer with CMOS OTP ROM
Huang, Chi-Chun
Jhuang, Guo-Lin
Wang, Chua-Chin
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 92 - 95
[34] A CMOS Fuse for Safe Release of CMOS-MEMS Devices
Qu, Peng
Qu, Hongwei
2017 IEEE SENSORS, 2017, : 196 - 198
[35] A HIGH-SFDR DIRECT DIGITAL FREQUENCY SYNTHESIZER WITH EMBEDDED ERROR-COMPENSATION CMOS OTP ROM FOR WIRELESS RECEIVERS
Huang, Chi-Chun
Jhuang, Guo-Lin
Wang, Chua-Chin
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2009, 51 (07) : 1695 - 1699
[36] Logic-driven programmable fuse
Lakshminarayanan, V
ELECTRONICS WORLD, 1999, 105 (1756): : 341 - 341
[37] Incorporating standard CMOS design process methodologies into the QCA logic design process
Henderson, SC
Johnson, EW
Janulis, JR
Tougaw, PD
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2004, 3 (01) : 2 - 9
[38] Powering Embedded CMOS Logic on MEMS-based Micro-Robots
Cho, Jung H.
Arnold, Mark G.
BMAS 2009: PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, 2009, : 73 - 77
[39] Offset-Via Anti-fuse by Cu BEOL Process in Advanced CMOS Technologies
Yeh, Li-Yu
Lin, Chrong-Jung
King, Ya-Chin
2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
[40] 45nm gateless anti-fuse cell with CMOS fully compatible process
Tsai, Yi-Hung
Chen, Hsin-Ming
Chiu, Hsin-Yi
Shih, Hung-Sheng
Lai, Han-Chao
King, Ya-Chin
Lin, Chrong Jung
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 95 - +

← 1 2 3 4 5 →