Phase-noise cancellation design tradeoffs in delta-sigma fractional-N PLLs

被引：16

作者：

Pamarti, S ^{[1
]}

Galton, I

机构：

[1] Rambus Inc, Los Altos, CA 94022 USA

[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2003年 / 50卷 / 11期

关键词：

delta-sigma modulator; fractional-N PLL; phased-locked loop (PLL); segmented digital-to-analog converter (DAC); synthesizer;

D O I：

10.1109/TCSII.2003.819117

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A theoretical analysis of a recently proposed phase-noise cancellation technique that relaxes the fundamental tradeoff between phase noise and bandwidth in DeltaSigma fractional-N phased-locked loops (PLLs) is presented. The limits imposed by circuit errors and PLL dynamics on the phase noise and loop bandwidth that can be achieved by PLLs incorporating the technique are quantified. Design guidelines are derived that enable customization of the technique, in terms of PLL target specifications.

引用

页码：829 / 838

页数：10

共 50 条

[1] Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N PLLs
Bo Zhou
Yao Li
Fuyuan Zhao
Journal of Electronic Testing, 2019, 35 : 917 - 923
[2] Noise and Spur Comparison of Delta-Sigma Modulators in Fractional-N PLLs
Zhou, Bo
Li, Yao
Zhao, Fuyuan
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (06): : 917 - 923
[3] Delta-Sigma FDC Based Fractional-N PLLs
Venerus, Christian
Galton, Ian
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (05) : 1274 - 1285
[4] Incorporating the single-loop delta-sigma modulator in fractional-N frequency synthesizer for phase-noise improvement
Li, C. J.
Huang, C. H.
Ho, W. H.
Horng, T. S.
Peng, K. C.
2006 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, 2006, : 183 - +
[5] Delta-Sigma FDC Enhancements for FDC-Based Digital Fractional-N PLLs
Alvarez-Fontecilla, Enrique
Eissa, Amr, I
Helal, Eslam
Weltin-Wu, Colin
Galton, Ian
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (03) : 965 - 974
[6] Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-N PLLs
Herzel, Frank
Osmany, Sabbir A.
Scheytt, J. Christoph
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (08) : 1914 - 1924
[7] A Quantization Noise Reduction Method for Delta-Sigma Fractional-N PLLs Using Cascaded Injection-Locked Oscillators
Feng, Liqun
Rhee, Woogeun
Wang, Zhihua
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (05) : 2448 - 2452
[8] Phase noise and jitter modeling for fractional-N PLLs
Osmany, S. A.
Herzel, F.
Schmalz, K.
Winkler, W.
ADVANCES IN RADIO SCIENCE, 2007, 5 : 313 - 320
[9] Quantization Noise Cancellation for FDC-Based Fractional-N PLLs
Venerus, Christian
Galton, Ian
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (12) : 1119 - 1123
[10] A constant loop bandwidth in delta sigma fractional-N PLL frequency synthesizer with phase noise cancellation
Hati, Manas Kumar
Bhattacharyya, Tarun Kanti
INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 175 - 188

← 1 2 3 4 5 →