Residue arithmetic circuits based on signed-digit number representation and the VHDL implementation

被引:1
|
作者
Wei, SG [1 ]
Shimizu, K [1 ]
机构
[1] Gunma Univ, Dept Comp Sci, Kiryu, Gumma 376, Japan
关键词
D O I
10.1109/GLSV.1999.757414
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Residue arithmetic circuits based on radix-2 signed-digit(SD) number representation, using integers 2(P) and 2(P) +/- 1 as moduli of residue number system(RNS)! are presented. The modulo m addition, m = 2(P) or m 2(P) +/- 1, is performed by a carry-free SD adder and the modulo m multiplier is constructed using a binary module Tn SD adder tree. The implementation for the residue arithmetic circuits with VHDL description is proposed. The modulo m adders and multipliers have about 530 and 5000 gates, respectively, in cases of m = 2(16) +/- 1.
引用
收藏
页码:218 / 221
页数:4
相关论文
共 50 条
  • [41] On-the-fly conversion from signed-digit number system into complement representation
    Charoensiri, Veerasit
    Surarerks, Athasit
    [J]. 2006 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES,VOLS 1-3, 2006, : 241 - +
  • [42] Classified one-step modified signed-digit arithmetic and its optical implementation
    Huang, HX
    Itoh, M
    Yatagai, T
    Liu, LR
    [J]. OPTICAL ENGINEERING, 1996, 35 (04) : 1134 - 1140
  • [43] Forward and Reverse Converters and Moduli Set Selection in Signed-Digit Residue Number Systems
    Andreas Persson
    Lars Bengtsson
    [J]. Journal of Signal Processing Systems, 2009, 56
  • [44] Forward and Reverse Converters and Moduli Set Selection in Signed-Digit Residue Number Systems
    Persson, Andreas
    Bengtsson, Lars
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 56 (01): : 1 - 15
  • [45] Design and Implementation of Modified Signed-Digit Adder
    Peng, Junjie
    Shen, Rong
    Jin, Yi
    Shen, Yunfu
    Luo, Sheng
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (05) : 1134 - 1143
  • [46] OPTICAL HIGHER-ORDER QUATERNARY SIGNED-DIGIT ARITHMETIC
    ALAM, MS
    JEMILI, K
    KARIM, MA
    [J]. OPTICAL ENGINEERING, 1994, 33 (10) : 3419 - 3426
  • [47] Optical binary logic gate-based modified signed-digit arithmetic
    Fyath, RS
    Alsaffar, AAW
    Alam, MS
    [J]. OPTICS AND LASER TECHNOLOGY, 2002, 34 (07): : 501 - 508
  • [48] CONVERSION FROM SIGNED-DIGIT TO RADIX COMPLEMENT REPRESENTATION
    RAJASHEKHARA, TN
    NALE, AS
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 69 (06) : 717 - 721
  • [49] Trinary signed-digit arithmetic using an efficient encoding scheme
    Salim, WY
    Alam, MS
    Fyath, RS
    Ali, SA
    [J]. OPTICS AND LASER TECHNOLOGY, 2000, 32 (06): : 401 - 405
  • [50] HYBRID SIGNED-DIGIT LOGARITHMIC NUMBER SYSTEM PROCESSOR
    STOURAITIS, T
    CHEN, C
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (04): : 205 - 210