共 50 条
- [41] On-the-fly conversion from signed-digit number system into complement representation [J]. 2006 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES,VOLS 1-3, 2006, : 241 - +
- [43] Forward and Reverse Converters and Moduli Set Selection in Signed-Digit Residue Number Systems [J]. Journal of Signal Processing Systems, 2009, 56
- [44] Forward and Reverse Converters and Moduli Set Selection in Signed-Digit Residue Number Systems [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 56 (01): : 1 - 15
- [45] Design and Implementation of Modified Signed-Digit Adder [J]. IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (05) : 1134 - 1143
- [46] OPTICAL HIGHER-ORDER QUATERNARY SIGNED-DIGIT ARITHMETIC [J]. OPTICAL ENGINEERING, 1994, 33 (10) : 3419 - 3426
- [47] Optical binary logic gate-based modified signed-digit arithmetic [J]. OPTICS AND LASER TECHNOLOGY, 2002, 34 (07): : 501 - 508
- [49] Trinary signed-digit arithmetic using an efficient encoding scheme [J]. OPTICS AND LASER TECHNOLOGY, 2000, 32 (06): : 401 - 405
- [50] HYBRID SIGNED-DIGIT LOGARITHMIC NUMBER SYSTEM PROCESSOR [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (04): : 205 - 210