Verification of IP-Core based SoC's

被引:0
|
作者
Deshpande, Anil
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With rapid strides in Semiconductor processing technologies, the density of transistors on the die is increasing in line with Moore's law which in turn is increasing the complexity of the whole SoC design. With manufacturing yield and time-to-market schedules crucial for a SoC, it is important to select verification and analysis solutions that offer best possible performance, while minimizing iteration time and data volume. With the advent of cutting edge technology applications like set top boxes, HDTV, an increasingly evident need has been that of incorporating the SoC the whole system - on a single silicon i.e., Silicon On Chip (SoC) using standard IP-Cores. In an IP-Core based SoC design, a streamlined verification and analysis flow can contribute significantly to the success of a product. A strategy is devised for a more streamlined approach in IP-core based SoC verification which helps in smooth transition from design to chip tape-out stage.
引用
收藏
页码:433 / 436
页数:4
相关论文
共 50 条
  • [1] A fast IP-core integration methodology for SoC design
    de Oliveira, JA
    de Lima, ME
    Maciel, PR
    Moura, J
    Celso, B
    16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 131 - 136
  • [2] Integration and verification case of IP-core based system on chip design
    胡越黎
    周谌
    Advances in Manufacturing, 2010, (05) : 349 - 353
  • [3] Integration and verification case of IP-core based system on chip design
    胡越黎
    周谌
    Journal of Shanghai University(English Edition), 2010, 14 (05) : 349 - 353
  • [4] Formal Property Verification of a Remote Memory Access Protocol IP-Core
    Borchers, Kai
    Firchau, Thomas
    2022 IEEE AEROSPACE CONFERENCE (AERO), 2022,
  • [5] IP-Core Protection for a Non-volatile Self-Reconfiguring SoC Environment
    Adi, W.
    Zeitouni, S.
    Huang, X.
    Fyrbiak, M.
    Kison, C.
    Jeske, M.
    Alnahhas, Z.
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 252 - 255
  • [6] Petri net based interface analysis for fast IP-core integration
    de Oliveira, JA
    de Lima, ME
    Maciel, PR
    FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2003, : 34 - 42
  • [7] A key establishment IP-core for ubiquitous computing
    Volkmer, M
    Wallner, S
    Sixteenth International Workshop on Database and Expert Systems Applications, Proceedings, 2005, : 241 - 245
  • [8] Image Compressor IP-Core based on LOCO Algorithm for Space Photography Application
    Hernandez-Calvino, Manuel
    Ibarra-Delgado, Salvador
    Sandoval-Arechiga, Remberto
    Flores-Troncoso, Jorge
    Garcia-Luciano, Laura
    2018 IEEE INTERNATIONAL AUTUMN MEETING ON POWER, ELECTRONICS AND COMPUTING (ROPEC), 2018,
  • [9] Improved wrapper cell design for IP-core test
    Yi Qi Yi Biao Xue Bao, 2007, SUPPL. 5 (187-190):
  • [10] ipPROCESS: Using a process to teach IP-core development
    Lima, M
    Aziz, A
    Alves, D
    Lira, P
    Schwambach, V
    Barros, E
    2005 IEEE International Conference on Microelectronic Systems Education, Proceedings, 2005, : 27 - 28