RDL manufacturing for flip chip packaging

被引：5

作者：

Williams, B ^{[1
]}

Florence, D ^{[1
]}

Dalal, H ^{[1
]}

Gunturu, K ^{[1
]}

Nelson, M ^{[1
]}

Belisle, C ^{[1
]}

机构：

[1] AMI Semicond Inc, Pocatello, ID USA

来源：

2005 IEEE Workshop on Microelectronics and Electron Devices | 2005年

关键词：

component; metalization; flip-chip devices; integrated circuit interconnections; alundnum conductors;

D O I：

10.1109/WMED.2005.1431607

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The RDL processing module provides an interconnect redistribution layer (RDL) used in flip chip packaging. The processing of this RDL module is explained in detail along with the design rules used. RDL processing is shown to be very robust both structurally and electrically. This technique is compared with the industry to show the unique benefits of the AMIS methodology.

引用

页码：28 / 31

页数：4

共 50 条

[31] Solder bumping methods for flip chip packaging
Rinne, GA
47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 240 - 247
[32] An RDL UBM Structural Design for Solving Ultralow-K Delamination Problem of Cu Pillar Bump Flip Chip BGA Packaging
K. M. Chen
C. Y. Wu
C. H. Wang
H. C. Cheng
N. C. Huang
Journal of Electronic Materials, 2014, 43 : 4229 - 4240
[33] Numerical Analysis on MUF Process for Flip Chip Packaging
Cheng, Xiyun
Wang, Qian
Tan, Lin
Li, Guanhua
Chen, Yu
Cai, Jian
2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 703 - 710
[34] Microcap selective packaging through flip chip alignment
Chao, CH
Pan, CT
NSTI NANOTECH 2004, VOL 3, TECHNICAL PROCEEDINGS, 2004, : 472 - 475
[35] Advancements in bumping technologies for flip chip and WLCSP packaging
Manessis, Dionysios
Patzelt, Rainer
Ostmann, Andreas
Reichl, Herbert
2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 145 - +
[36] A network-flow-based RDL routing algorithmz for flip-chip design
Fang, Jia-Wei
Lin, I-Jye
Chang, Yao-Wen
Wang, Jyh-Herng
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (08) : 1417 - 1429
[37] Flip chip ball grid array packaging for RFICs
Hung, CP
Wu, L
Chiu, CT
Hsieh, JS
Lee, JJ
2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 28 - 33
[38] Integrated manufacturing approach to chip packaging
IBM Canada Ltd, Quebec, Canada
Proc Electron Compon Technol Conf, (185-187):
[39] Study on surface tension and adhesion for flip chip packaging
Luo, SJ
Harris, T
Wong, CP
INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2001, : 299 - 304
[40] Mechanism of underfill voids formation in flip chip packaging
Goh, E
Zhao, XL
Anand, A
Mui, YC
PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 729 - 733

← 1 2 3 4 5 →