共 50 条
- [1] Ring voids and solder extrusion mechanism for flip chip packaging [J]. IPFA 2005: PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2005, : 258 - 262
- [2] The underfIll processing technologies for flip chip packaging [J]. POLYTRONIC 2001, PROCEEDINGS, 2001, : 119 - 123
- [3] Experimental Methods in Monitoring Voids Formation During Flip Chip Underfill Cure Process [J]. 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 556 - 561
- [4] Effect of curing profile to eliminate the voids / black dots formation in underfill epoxy for Hi-CTE Flip Chip packaging [J]. World Academy of Science, Engineering and Technology, 2009, 35 : 374 - 379
- [6] Heat resistant underfill for flip-chip packaging [J]. MOLECULAR CRYSTALS AND LIQUID CRYSTALS, 2002, 374 : 409 - 414
- [7] An optimization of Two-Steps Curing Profile to Eliminate Voids Formation in Underfill Epoxy for Hi-CTE Flip Chip Packaging [J]. MANUFACTURING SCIENCE AND ENGINEERING, PTS 1-5, 2010, 97-101 : 23 - +
- [8] Methods of underfill flow voids detection and minimization in flip chip package [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 190 - 195
- [10] Numerical Modeling for the Underfill Flow in Flip-Chip Packaging [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (02): : 227 - 234