Research of SBB Effect on SOI-MOSFET Low Power 4T SRAM Cell

被引：0

作者：

Ma, Zhuang ^{[1
]}

Yu, Sichen ^{[1
]}

Shao, Zhibiao ^{[1
]}

机构：

[1] Xi An Jiao Tong Univ, Dept Microelect, Xian 710049, Peoples R China

来源：

2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009) | 2009年

关键词：

4T SRAM; SOI; SBB; on/off-state current ratio; Cross-shaped gate; TECHNOLOGY;

D O I：

10.1109/EDSSC.2009.5394218

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A high drive current and low power 4T SOI-SRAM cell with 0.5V supply voltage is proposed. This structure adopts Cross-shaped gate n-MOSFET and ultra thin self-body-bias (SBB) resistor. They share the same gate electrode to form the inverter of SRAM cell. The Cross-shaped gate n-MOSFET increases the drive current. Furthermore, the process of SBB resistor is simple and compatible with SOI-CMOS process. The performance and process of the proposed memory cell are simulated by MEDICI and T-SUPREM4. Results show that the ultra thin SBB resistor has a 4.1 x 10(4) on/off-state current ratio and its on-state current closed to 10uA/um is comparable to the n-MOSFET. At 0.5V supply voltage, the memory cell's static noise margin (SNM) is about 296mV and the dynamic power dissipation of write and read operation are about 1.6uW and 1.2uW respectively.

引用

页码：453 / 456

页数：4

共 50 条

[41] Low-Voltage 9T FinFET SRAM Cell for Low-Power Applications
Moradi, Farshad
Tohidi, Mohammad
2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015,
[42] Low-Voltage 9T FinFET SRAM Cell for Low-Power Applications
Moradi, Farshad
Tohidi, Mohammad
2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 149 - 153
[43] Robust and Ultra Low Power Subthreshold Logic Circuits with Symmetric, Asymmetric, 3T, 4T DGFinFETs
Vaddi, Ramesh
Dasgupta, S.
Agarwal, R. P.
JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (01) : 103 - 114
[44] Read Improved and Low Leakage Power CNTFET Based Hybrid 10t SRAM Cell for Low Power Applications
M. Elangovan
Kulbhushan Sharma
Ashish Sachdeva
Lipika Gupta
Circuits, Systems, and Signal Processing, 2024, 43 : 1627 - 1660
[45] Energy-Efficient Cache Memories using a Dual-Vt 4T SRAM Cell with Read-Assist Techniques
Shafaei, Alireza
Pedram, Massoud
PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 457 - 462
[46] Read Improved and Low Leakage Power CNTFET Based Hybrid 10t SRAM Cell for Low Power Applications
Elangovan, M.
Sharma, Kulbhushan
Sachdeva, Ashish
Gupta, Lipika
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 43 (3) : 1627 - 1660
[47] Characterization of a Novel Low Leakage Power and Area Efficient 7T SRAM Cell
Venkatareddy, A.
Sithara, R.
Kumar, Nithin Y. B.
Vasantha, M. H.
2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 202 - 206
[48] Design of SRAM Array Using 8T Cell for Low Power Sensor Network
Karat, Colin David
Krishna, Soorya K.
2015 5TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE), 2015,
[49] A Novel Low-Power Nonvolatile 8T1M SRAM Cell
Singh, Damyanti
Gupta, Kirti
Pandey, Neeta
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2022, 47 (03) : 3163 - 3179
[50] Design and Simulation of a Novel 16T SRAM Cell for Low Power Memory Architecture
Nagarajan, P.
Renuga, M.
Manikandan, A.
Dhanasekaran, S.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (01)

← 1 2 3 4 5 →