Research of SBB Effect on SOI-MOSFET Low Power 4T SRAM Cell

被引：0

作者：

Ma, Zhuang ^{[1
]}

Yu, Sichen ^{[1
]}

Shao, Zhibiao ^{[1
]}

机构：

[1] Xi An Jiao Tong Univ, Dept Microelect, Xian 710049, Peoples R China

来源：

2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009) | 2009年

关键词：

4T SRAM; SOI; SBB; on/off-state current ratio; Cross-shaped gate; TECHNOLOGY;

D O I：

10.1109/EDSSC.2009.5394218

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A high drive current and low power 4T SOI-SRAM cell with 0.5V supply voltage is proposed. This structure adopts Cross-shaped gate n-MOSFET and ultra thin self-body-bias (SBB) resistor. They share the same gate electrode to form the inverter of SRAM cell. The Cross-shaped gate n-MOSFET increases the drive current. Furthermore, the process of SBB resistor is simple and compatible with SOI-CMOS process. The performance and process of the proposed memory cell are simulated by MEDICI and T-SUPREM4. Results show that the ultra thin SBB resistor has a 4.1 x 10(4) on/off-state current ratio and its on-state current closed to 10uA/um is comparable to the n-MOSFET. At 0.5V supply voltage, the memory cell's static noise margin (SNM) is about 296mV and the dynamic power dissipation of write and read operation are about 1.6uW and 1.2uW respectively.

引用

页码：453 / 456

页数：4

共 50 条

[31] A Soft Error Tolerant 4T Gain-Cell Featuring a Parity Column for Ultra-Low Power Applications
Giterman, Robert
Teman, Adam
Atias, Lior
Fish, Alexander
2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
[32] 4T Gain-Cell with Internal-Feedback for Ultra-Low Retention Power at Scaled CMOS Nodes
Giterman, Robert
Teman, Adam
Meinerzhagen, Pascal
Burg, Andreas
Fish, Alexander
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2177 - 2180
[33] A novel 4T Asymmetric Single-Ended SRAM cell in sub-32 nm double gate technology
Giraud, Bastien
Amara, Amara
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1906 - 1909
[34] Investigation of Stack as a Low Power Design Technique for 6-T SRAM Cell
Rathod, S. S.
Dasgupta, S.
Saxena, A. K.
2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 408 - 412
[35] Design of Low Power Transmission Gate Based 9T SRAM Cell
Rooban, S.
Leela, Moru
Rahman, Md Zia Ur
Subbulakshmi, N.
Manimegalai, R.
CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 72 (01): : 1309 - 1321
[36] Robust Subthreshold 7T-SRAM Cell for Low-Power Applications
Moradi, Farshad
Madsen, Jens K.
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 893 - 896
[37] A low power static noise margin enhanced reliable 8 T SRAM cell
Kumar, Appikatla Phani
Lorenzo, Rohit
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2024, 30 (06): : 729 - 738
[38] Low-power cache design using 7T SRAM cell
Aly, Ramy E.
Bayoumi, Magdy A.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (04) : 318 - 322
[39] Power and Stability Analysis of a Proposed 12T MTCMOS SRAM Cell for Low Power Devices
Upadhyay, P.
Agarwal, Nidhi
Kar, R.
Mandal, D.
Ghoshal, S. P.
2014 FOURTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION TECHNOLOGIES (ACCT 2014), 2014, : 100 - +
[40] Zero Static-Power 4T SRAM with Self-Inhibit Resistive Switching Load by Pure CMOS Logic Process
Liao, Chu-Feng
Hsu, Meng-Yin
Chih, Yue-Der
Chang, Jonathan
King, Ya-Chin
Lin, Chrong Jung
2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,

← 1 2 3 4 5 →