Research of SBB Effect on SOI-MOSFET Low Power 4T SRAM Cell

被引：0

作者：

Ma, Zhuang ^{[1
]}

Yu, Sichen ^{[1
]}

Shao, Zhibiao ^{[1
]}

机构：

[1] Xi An Jiao Tong Univ, Dept Microelect, Xian 710049, Peoples R China

来源：

2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009) | 2009年

关键词：

4T SRAM; SOI; SBB; on/off-state current ratio; Cross-shaped gate; TECHNOLOGY;

D O I：

10.1109/EDSSC.2009.5394218

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A high drive current and low power 4T SOI-SRAM cell with 0.5V supply voltage is proposed. This structure adopts Cross-shaped gate n-MOSFET and ultra thin self-body-bias (SBB) resistor. They share the same gate electrode to form the inverter of SRAM cell. The Cross-shaped gate n-MOSFET increases the drive current. Furthermore, the process of SBB resistor is simple and compatible with SOI-CMOS process. The performance and process of the proposed memory cell are simulated by MEDICI and T-SUPREM4. Results show that the ultra thin SBB resistor has a 4.1 x 10(4) on/off-state current ratio and its on-state current closed to 10uA/um is comparable to the n-MOSFET. At 0.5V supply voltage, the memory cell's static noise margin (SNM) is about 296mV and the dynamic power dissipation of write and read operation are about 1.6uW and 1.2uW respectively.

引用

页码：453 / 456

页数：4

共 50 条

[21] Area Optimization in 8T SRAM Cell for Low Power Consumption
Sarker, M. S. Z.
Hossain, Mokammel
Hossain, Nozmul
Rasheduzzaman, Md
Islam, Md. Ashraful
2015 INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONIC ENGINEERING (ICEEE), 2015, : 117 - 120
[22] A Low Power 8T SRAM Cell Design technique for CNFET
Kim, Young Bok
Kim, Yong-Bin
Lombardi, Fabrizio
Lee, Young Jun
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 176 - +
[23] A Novel Low Power 12T SRAM Cell with Improved SNM
Sharma, Ashima
Bharti, Manisha
PROCEEDINGS OF THE 2019 6TH INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2019, : 98 - 101
[24] High Stable and Low Power 8T CNTFET SRAM Cell
Elangovan, M.
Gunavathi, K.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (05)
[25] Novel 7T SRAM cell for low power cache design
Aly, RE
Faisal, MI
Bayoumi, MA
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 171 - 174
[26] High Stable and Low Power 10T CNTFET SRAM Cell
Elangovan, M.
Gunavathi, K.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (10)
[27] Low-power 12T TFET-MOSFET hybrid SRAM bitcell and hybrid 8T SRAM array based on multiplexing strategy
Hu, Wei
Zhang, Qizhong
Dai, Chenghu
Peng, Chunyu
Lu, Wenjuan
Wu, Xiulong
MICROELECTRONICS JOURNAL, 2025, 157
[28] Analysis of Power in 3T DRAM and 4T DRAM Cell design For Different Technology
Akashe, Shyam
Mudgal, Ambrish
Singh, Shyam Babu
PROCEEDINGS OF THE 2012 WORLD CONGRESS ON INFORMATION AND COMMUNICATION TECHNOLOGIES, 2012, : 18 - 21
[29] Effect of CNTFET Parameters on Novel High Stable and Low Power: 8T CNTFET SRAM Cell
Elangovan, M.
Gunavathi, K.
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2022, 23 (03) : 272 - 287
[30] Effect of CNTFET Parameters on Novel High Stable and Low Power: 8T CNTFET SRAM Cell
M. Elangovan
K. Gunavathi
Transactions on Electrical and Electronic Materials, 2022, 23 : 272 - 287

← 1 2 3 4 5 →