Area Optimization in 8T SRAM Cell for Low Power Consumption

被引：0

作者：

Sarker, M. S. Z. ^{[1
]}

Hossain, Mokammel ^{[1
]}

Hossain, Nozmul ^{[1
]}

Rasheduzzaman, Md ^{[1
]}

Islam, Md. Ashraful ^{[2
]}

机构：

[1] IIUC, Dept EEE, Chittagong, Bangladesh

[2] MIU, Dept CSE, Dhaka, Bangladesh

来源：

2015 INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONIC ENGINEERING (ICEEE) | 2015年

关键词：

CMOS logic; SRAM; VLSI; Power Consumption; LOW-VOLTAGE; REDUCTION;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Cache memory plays an important role in high speed electronic devices. SRAM is the key element of cache memory. Cache memory is used for their high speed and SRAM is the element which provides speed to the cache. So this work is mainly concentrated on the simulation and analysis of 8T SRAM cells and their comparative analysis of different parameters such as width to length ratio, capacitance and power consumption. All the simulation has been carried out using Microwind and DSCH2 EDA tool.

引用

页码：117 / 120

页数：4

共 50 条

[1] Power Optimizaton in 8T SRAM Cell
Dnyaneshwar, Kakde
Birgale, L. V.
[J]. 2016 INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2016,
[2] High Stable and Low Power 8T CNTFET SRAM Cell
Elangovan, M.
Gunavathi, K.
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (05)
[3] A Low Power 8T SRAM Cell Design technique for CNFET
Kim, Young Bok
Kim, Yong-Bin
Lombardi, Fabrizio
Lee, Young Jun
[J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 176 - +
[4] Single-Ended 8T SRAM cell with high SNM and low power/energy consumption
Mohagheghi, Javad
Ebrahimi, Behzad
Torkzadeh, Pooya
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (10) : 1733 - 1755
[5] A Novel Power Efficient 8T SRAM Cell
Sindwani, Ankush
Saini, Suman
[J]. 2014 RECENT ADVANCES IN ENGINEERING AND COMPUTATIONAL SCIENCES (RAECS), 2014,
[6] OPTIMIZATION OF 8T SRAM BIT-CELL DESIGN
Wu, Luping
Wang, Chunhsiung
Mo, Hongxiang
[J]. CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
[7] Design of SRAM Array Using 8T Cell for Low Power Sensor Network
Karat, Colin David
Krishna, Soorya K.
[J]. 2015 5TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE), 2015,
[8] Novel Asymmetric 8T SRAM Cell with Dynamic Power
Mo, Yi-Nan
Hang, Guo-Qiang
Zhang, Dan-Yan
[J]. 2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1480 - 1482
[9] DESIGN OF LOW POWER 8T SRAM WITH SCHMITT TRIGGER LOGIC
Kumar, A. Kishore
Somasundareswari, D.
Duraisamy, V.
Pradeepa, T. Shunbaga
[J]. JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2014, 9 (06): : 670 - 677
[10] Power and Area Efficient Approximate Heterogeneous 8T SRAM for Multimedia Applications
Bharti, Pramod Kumar
Surana, Neelam
Mekie, Joycee
[J]. 2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 139 - 144

← 1 2 3 4 5 →