Analysis of various Full-Adder Circuits in Cadence

被引：0
|
作者：
Manjunath, K. M.
Haroon, Abdul Lateef P. S.
Pagi, Amarappa
Ulaganathan, J.
机构：
来源：
2015 INTERNATIONAL CONFERENCE ON EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY (ICERECT) | 2015年
关键词：
Cadence; Virtuoso; GPDK; Delay; Power Consumption; Area (Transistor Count);
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The Adder is the important part in any processor/controller design. Till date there are a plenty of 1-bit full-adder circuits which have been proposed and designed. In this paper we have a analytic and comparative description of various full adder circuits, considering various constraints like power consumption, speed of operation and area. The circuits are designed in the virtuoso platform, using cadence tool with the available GPDK -45nm kit. The Fulladder circuits with the most 28 transistor to the one with only 6 transistors are successfully designed, simulated and compared for various parameters like power consumption, speed of operation(delay) and area (transistor count), and finally concluded the best designs, that suite for the particular specifications.
引用
收藏
页码：90 / 97
页数：8
相关论文
共 50 条
  • [31] Approximate Computing in MOS/Spintronic Non-Volatile Full-Adder
    Cai, Hao
    Wang, You
    Naviner, Lirida A. B.
    Wang, Zhaohao
    Zhao, Weisheng
    PROCEEDINGS OF THE 2016 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2016, : 203 - 208
  • [32] ADAPTO: full-adder based reconfigurable architecture for bit level operations
    Cardarilli, G. C.
    Di Nunzio, L.
    Re, M.
    Nannarelli, Alberto
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3434 - +
  • [33] Performance Analysis for Different Data-Rates of Proposed All-Optical Half-Adder and Full-Adder Design
    Verma, Deepika
    Ramachandran, Manohari
    Prince, Shanthi
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 114 - 118
  • [34] Ultracompact all-optical full-adder and half-adder based on nonlinear plasmonic nanocavities
    Xie, Jingya
    Niu, Xinxiang
    Hu, Xiaoyong
    Wang, Feifan
    Chai, Zhen
    Yang, Hong
    Gong, Qihuang
    NANOPHOTONICS, 2017, 6 (05) : 1161 - 1173
  • [35] A new full-adder design using XNOR-XOR Circuit
    Kumar, Rajeev
    Gotam, Sandeep
    Singh, Vikram
    2017 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING AND COMMUNICATION TECHNOLOGIES (ICETCCT), 2017, : 144 - 148
  • [36] A novel low-power full-adder cell for low voltage
    Navi, Keivan
    Maeen, Mehrdad
    Foroutan, Vahid
    Timarchi, Somayeh
    Kavehei, Omid
    INTEGRATION-THE VLSI JOURNAL, 2009, 42 (04) : 457 - 467
  • [37] Analysis of various adder circuits in Deep Submicron Process.
    Aphale, Sayli S.
    Fakir, Kausar
    Kodagali, Sushama
    Mande, S. S.
    2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT), 2016, : 307 - 311
  • [38] All-Optical Full-Adder Based on Cascaded PPLN Waveguides
    Shen, Jing
    Yu, Song
    Liao, Ping
    Chen, Zhixiao
    Gu, Wanyi
    Guo, Hong
    IEEE JOURNAL OF QUANTUM ELECTRONICS, 2011, 47 (09) : 1195 - 1200
  • [39] A Novel Memristor-CMOS Hybrid Full-Adder and Its Application
    Yang, Hui
    Duan, Shukai
    Wang, Lidan
    ADVANCES IN NEURAL NETWORKS - ISNN 2019, PT II, 2019, 11555 : 556 - 564
  • [40] Design and simulation of an all optical full-adder based on photonic crystals
    Aziz-Morad Vali-Nasab
    Ali Mir
    Reza Talebzadeh
    Optical and Quantum Electronics, 2019, 51
12345