Modeling of ultrahighly doped shallow junctions for aggressively scaled CMOS

被引：0

作者：

Kennel, HW ^{[1
]}

Cea, SM ^{[1
]}

Lilak, AD ^{[1
]}

Keys, PH ^{[1
]}

Giles, MD ^{[1
]}

Hwang, J ^{[1
]}

Sandford, JS ^{[1
]}

Corcoran, S ^{[1
]}

机构：

[1] Intel Corp, TCAD Div, Hillsboro, OR 97124 USA

来源：

INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST | 2002年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an integrated modeling approach to address diffusion and activation challenges in sub-90 nm CMOS technology. Co-implants of F and Ge are shown to reduce diffusion rates and a new model for the interactive effects is presented. Complex codiffusion behavior of As and P is presented and modeling concepts elucidated. Tradeoffs such as sheet resistance for a given junction depth, and how these depend on impurities, as well as soak vs. spike rapid thermal anneals (RTA), can be understood with simulation models.

引用

页码：875 / 878

页数：4

共 50 条

[1] Integration of fullerenes and carbon nanotubes with aggressively scaled CMOS gate stacks
Ganguly, U
Lee, C
Kan, EC
QUANTUM DOTS, NANOPARTICLES AND NANOWIRES, 2004, 789 : 403 - 408
[2] Analog circuit performance issues with aggressively scaled gate oxide CMOS technologies
Narasimhulu, K
Rao, VR
19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 45 - 50
[3] SHALLOW P+ JUNCTIONS FOR VLSI CMOS
PETERS, D
CHIANG, SY
CAREY, P
CHAM, K
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1984, 131 (03) : C83 - C83
[4] High performance transistors featured in an aggressively scaled 45nm bulk CMOS technology
Luo, Z.
Rovedo, N.
Ong, S.
Phoong, B.
Eller, M.
Utomo, H.
Ryou, C.
Wang, H.
Stierstorfer, R.
Clevenger, L.
Kim, S.
Toomey, J.
Sciacca, D.
Li, J.
Wille, W.
Zhaol, L.
Teo, L.
Dyer, T.
Fang, S.
Yan, J.
Kwon, O.
Kwon, O.
Park, D.
Holt, J.
Han, J.
Chan, V.
Yuan, J.
Kebede, T.
Lee, H.
Kim, S.
Lee, S.
Vayshenker, A.
Yang, Z.
Tian, C.
Ng, H.
Shang, H.
Hierlemann, M.
Ku, J.
Sudijonol, J.
Ieong, M.
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 16 - +
[5] Performance enhancement in aggressively scaled CMOS devices by higher carrier activation with laser spike annealing
Talwar, S
Kase, M
FIFTH INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY, 2005, : 15 - 18
[6] Laser Spike Annealing for Shallow Junctions in Ge CMOS
Hsu, William
Wen, Feng
Wang, Xiaoru
Wang, Yun
Dolocan, Andrei
Roy, Anupam
Kim, Taegon
Tutuc, Emanuel
Banerjee, Sanjay K.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (02) : 346 - 352
[7] Modeling process variability in scaled CMOS technology
Saha S.K.
IEEE Design and Test of Computers, 2010, 27 (02): : 8 - 16
[8] Physical modeling of shallow/deep junctions
Rafferty, C
CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 1998, 449 : 91 - 94
[9] Modeling Process Variability in Scaled CMOS Technology
Saha, Samar K.
IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (02): : 8 - 8
[10] Compact Modeling of Stress Effects in Scaled CMOS
Wang, Chi-Chao
Zhao, Wei
Liu, Frank
Chen, Min
Cao, Yu
2009 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2009, : 131 - +

← 1 2 3 4 5 →