Modeling of ultrahighly doped shallow junctions for aggressively scaled CMOS

被引：0

作者：

Kennel, HW ^{[1
]}

Cea, SM ^{[1
]}

Lilak, AD ^{[1
]}

Keys, PH ^{[1
]}

Giles, MD ^{[1
]}

Hwang, J ^{[1
]}

Sandford, JS ^{[1
]}

Corcoran, S ^{[1
]}

机构：

[1] Intel Corp, TCAD Div, Hillsboro, OR 97124 USA

来源：

INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST | 2002年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an integrated modeling approach to address diffusion and activation challenges in sub-90 nm CMOS technology. Co-implants of F and Ge are shown to reduce diffusion rates and a new model for the interactive effects is presented. Complex codiffusion behavior of As and P is presented and modeling concepts elucidated. Tradeoffs such as sheet resistance for a given junction depth, and how these depend on impurities, as well as soak vs. spike rapid thermal anneals (RTA), can be understood with simulation models.

引用

页码：875 / 878

页数：4

共 50 条

[21] Impact of tantalum composition in TaC/HfSiON gate stack on device performance of aggressively scaled CMOS devices with SMT and strained CESL
Goto, M.
Tatsumura, K.
Kawanaka, S.
Nakajima, K.
Ichihara, R.
Yoshimizu, Y.
Onoda, H.
Nagatomo, K.
Sasaki, T.
Fukushima, T.
Nomachi, A.
Inumiya, S.
Oguma, I.
Miyashita, K.
Harakawa, H.
Inaba, S.
Ishida, T.
Azuma, A.
Aoyama, T.
Koyama, M.
Eguchi, K.
Toyoshima, Y.
2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 103 - +
[22] Physical modeling of defects, dopant activation and diffusion in aggressively scaled bulk and SOI devices: Atomistic and continuum approaches
Moroz, Victor
Martin-Bragado, Ignacio
DOPING ENGINEERING FOR DEVICE FABRICATION, 2006, 912 : 179 - +
[23] VERY SHALLOW JUNCTIONS FOR SUBMICRON CMOS TECHNOLOGY USING IMPLANTED TI FOR SILIDATION
DAVARI, B
TAUR, Y
MOY, D
DHEURLE, FM
TING, CY
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C118 - C118
[24] SELF-ALIGNED SILICIDED SHALLOW P+ JUNCTIONS FOR CMOS APPLICATIONS
WANG, LK
TAUR, Y
DELINE, VR
TING, CY
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1984, 131 (11) : C470 - C470
[25] SUBMICROMETER SALICIDE CMOS DEVICES WITH SELF-ALIGNED SHALLOW DEEP JUNCTIONS
LU, CY
SUNG, JJ
YU, CHD
IEEE ELECTRON DEVICE LETTERS, 1989, 10 (11) : 487 - 489
[26] Measurement and modeling errors in noise parameters of scaled-CMOS devices
Banerjee, Gaurab
Soumyanath, K.
Allstot, David J.
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (06) : 2336 - 2345
[27] Excimer Laser Activation of Ultra-Shallow Junctions in Doped Si: Modeling, Experiments and Real Time Process Monitoring
Semmar, Nadjib
Darif, Mohamed
Millon, Eric
Petit, Agnes
Etienne, Hasnaa
Delaporte, Philippe
INTERNATIONAL SYMPOSIUM ON HIGH POWER LASER ABLATION 2012, 2012, 1464 : 298 - 309
[28] Achieving ultra-shallow junctions in future CMOS devices by a wet processing technique
Barnett, Joel
Hill, Richard
Majhi, Prashant
ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES X, 2012, 187 : 33 - 36
[29] Challenges and solutions in the process integration ultra-shallow junctions in advanced CMOS technology
Variam, N
Falk, S
Mehta, S
Miranda, T
Lutze, J
2000 INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2000, : 77 - 80
[30] SHALLOW JUNCTIONS BY HIGH-DOSE AS IMPLANTS IN SI - EXPERIMENTS AND MODELING
TSAI, MY
MOREHEAD, FF
BAGLIN, JEE
MICHEL, AE
JOURNAL OF APPLIED PHYSICS, 1980, 51 (06) : 3230 - 3235

← 1 2 3 4 5 →