DFT techniques for memory macro with built-in ECC

被引：2

作者：

Kushida, K ^{[1
]}

Otsuka, N ^{[1
]}

Hirabayashi, O ^{[1
]}

Takeyama, Y ^{[1
]}

机构：

[1] Toshiba Co Ltd, SoC Res & Dev Ctr, Kawasaki, Kanagawa, Japan

来源：

2005 IEEE International Workshop on Memory Technology, Design, and Testing - Proceedings | 2005年

关键词：

D O I：

10.1109/MTDT.2005.19

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

DFT techniques to implement ECC circuitry on memory macro with no additional test cost are proposed. New methodology to design a hamming code matrix is used to achieve whole ECC system testing with standard memory BIST and conventional test sequence. The proposed ECC techniques are implemented in a 512Kb SRAM macro and demonstrated by hardware characterization with 90mn technology.

引用

页码：109 / 114

页数：6

共 50 条

[1] Combining Built-In Redundancy Analysis with ECC for Memory Testing
Romain, Luc
Nordmann, Paul-Patrick
Nadeau-Dostie, Benoit
Schramm, Lori
Keim, Martin
IEEE EUROPEAN TEST SYMPOSIUM, ETS 2024, 2024,
[2] A DFT evaluation methodology in multi built-in memory ASIC design
Hou, LG
Liu, TF
Wu, WC
ISTM/2005: 6TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-9, CONFERENCE PROCEEDINGS, 2005, : 5495 - 5498
[3] A BUILT-IN HAMMING CODE ECC CIRCUIT FOR DRAMS
FURUTANI, K
ARIMOTO, K
MIYAMOTO, H
KOBAYASHI, T
YASUDA, K
MASHIKO, K
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (01) : 50 - 56
[4] Improving the Reliability of Embedded Memories using ECC and Built-In Self-Repair Techniques
Manasa, R.
Hegde, Ganapathi
Vinodhini, M.
2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 1436 - 1439
[5] Built-In Self-Repair Techniques for Heterogeneous Memory Cores
Wang, Zhen-Yu
Tsai, Yi-Ming
Lu, Shyue-Kung
IEEE 15TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2009, : 69 - +
[6] Robust DfT Techniques for Built-in Fault Detection in Operational Amplifiers with High Coverage
Saikiran, Marampally
Ganji, Mona
Chen, Degang
2020 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2020,
[7] BUILT-IN TEST VERIFICATION TECHNIQUES
ALBERT, J
PARTRIDGE, M
FENNELL, T
SPILLMAN, R
PROCEEDINGS ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, 1986, (SYM): : 252 - 257
[8] SELECTOR-LINE MERGED BUILT-IN ECC TECHNIQUE FOR DRAMS
YAMADA, J
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 868 - 873
[9] DFT assisted built-in soft error resilience
Mak, TM
Mitra, S
Zhang, M
11th IEEE International On-Line Testing Symposium, 2005, : 69 - 69
[10] Evaluation of memory built-in self repair techniques for high defect density technologies
Anghel, L
Achouri, N
Nicolaidis, M
10TH IEEE PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2004, : 315 - 320

← 1 2 3 4 5 →