DFT techniques for memory macro with built-in ECC

被引：2

作者：

Kushida, K ^{[1
]}

Otsuka, N ^{[1
]}

Hirabayashi, O ^{[1
]}

Takeyama, Y ^{[1
]}

机构：

[1] Toshiba Co Ltd, SoC Res & Dev Ctr, Kawasaki, Kanagawa, Japan

来源：

2005 IEEE International Workshop on Memory Technology, Design, and Testing - Proceedings | 2005年

关键词：

D O I：

10.1109/MTDT.2005.19

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

DFT techniques to implement ECC circuitry on memory macro with no additional test cost are proposed. New methodology to design a hamming code matrix is used to achieve whole ECC system testing with standard memory BIST and conventional test sequence. The proposed ECC techniques are implemented in a 512Kb SRAM macro and demonstrated by hardware characterization with 90mn technology.

引用

页码：109 / 114

页数：6

共 50 条

[31] Memory yield and complexity of built-in self-repair
Wang, XP
Mehler, JN
Meyer, FJ
Park, N
ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, 2005 PROCEEDINGS, 2005, : 238 - 244
[32] Shape memory polymers with built-in threshold temperature sensors
Kunzelman, Jill
Chung, Taekwoong
Mather, Patrick T.
Weder, Christoph
JOURNAL OF MATERIALS CHEMISTRY, 2008, 18 (10) : 1082 - 1086
[33] BUILT-IN SELF-TEST DESIGN OF SEMICONDUCTOR MEMORY
RAJASHEKHARA, TN
INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 70 (03) : 645 - 649
[34] Built-in Diagnostic Approaches for a Static Random Access Memory
Abass, Fanar
Al-Gayem, Qais
2021 IEEE INTERNATIONAL CONFERENCE ON SENSORS AND NANOTECHNOLOGY (SENNANO), 2021, : 85 - 88
[35] Economic aspects of memory built-in self-repair
Huang, Rei-Fu
Chen, Chao-Hsun
Wu, Cheng-Wen
IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (02): : 164 - 172
[36] A Programmable Online/Off-line Built-In Self-Test Scheme for RAMs with ECC
Lu, Hsing-Chen
Li, Jin-Fu
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1997 - 2000
[37] Fail pattern identification for memory built-in self-repair
Huang, RF
Su, CL
Wu, CW
Lin, ST
Luo, KL
Chang, YJ
13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 366 - 371
[38] OFF-LINE, BUILT-IN TEST TECHNIQUES FOR VLSI CIRCUITS
BUEHLER, MG
SIEVERS, MW
COMPUTER, 1982, 15 (06) : 69 - 82
[39] A diversified memory built-in self-repair approach for nanotechnologies
Nicolaidis, M
Achouri, N
Anghel, L
22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 313 - 318
[40] Memory built-in self-repair using redundant words
Schöber, V
Paul, S
Picot, O
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 995 - 1001

← 1 2 3 4 5 →