A 10-bit 100-MS/s 50mW CMOS A/D converter

被引：0
|
作者：
Tao, Z [1 ]
Keramat, M [1 ]
机构：
[1] Globespan Virata Corp, Santa Clara, CA 95051 USA
来源：
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A high-speed and low-power pipelined analog-to-digital converter was designed and simulated with a 0.18mum CMOS technology. Techniques of scaling down sampling capacitors and using low accuracy dynamic comparators are employed to reduce the power dissipation. Simulation results-exhibit 10-bit operation at the sampling frequency of 100MHz with SNDR of 60dB, SFDR of 67dB and THD of 63dB at 2.34MHz input. For 46.1MHz input frequency, SNDR, SFDR and THD drop to 56dB, 64dB and 60dB respectively. The estimated power dissipation from a single 1.8V supply voltage is about 50mW.
引用
收藏
页码：121 / 124
页数：4
相关论文
共 50 条
  • [1] A 10-bit 100-MS/s CMOS pipelined folding A/D converter
    Li Xiaojuan
    Yang Yintang
    Zhu Zhangming
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (11)
  • [2] A 10-bit 100-MS/s CMOS pipelined folding A/D converter
    李晓娟
    杨银堂
    朱樟明
    半导体学报, 2011, 32 (11) : 110 - 116
  • [3] A, 10-bit 30-MS/s 50mW piplelined A/D converter
    Chen, X
    He, LN
    Yan, XL
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 427 - 430
  • [4] A 10-bit, 100 MS/s CMOS A/D converter
    Kim, KY
    Kusayanagi, N
    Abidi, AA
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 419 - 422
  • [5] A CMOS 6-mW 10-bit 100-MS/s Two-Step ADC
    Chung, Yung-Hui
    Wu, Jieh-Tsorng
    2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 137 - 140
  • [6] A CMOS 6-mW 10-bit 100-MS/s Two-Step ADC
    Chung, Yung-Hui
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (11) : 2217 - 2226
  • [7] A 10-bit 100-MS/s 5.23-mW SAR ADC in 0.18-μm CMOS
    Ma, Rui
    Wang, Lisha
    Li, Dengquan
    Ding, Ruixue
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2018, 78 : 63 - 72
  • [8] A 500 MS/s 10-bit CMOS D/A converter
    Xiao, P
    Shin, J
    Soyuer, M
    Stawiasz, K
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 252 - 255
  • [9] A 52.6 mW 10-bit, 100 MS/s Pipelined CMOS Analog-To-Digital Converter
    Meganathan, D.
    Moorthi, S.
    Sukumaran, Amrith
    Babu, M. M. Dinesh
    Perinbam, J. Raja Paul
    JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (02) : 208 - 227
  • [10] A 10-b, 100-MS/s CMOS A/D converter
    Kim, KY
    Kusayanagi, N
    Abidi, AA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (03) : 302 - 311
12345