A 10-bit 100-MS/s 50mW CMOS A/D converter

被引：0
|
作者：
Tao, Z [1 ]
Keramat, M [1 ]
机构：
[1] Globespan Virata Corp, Santa Clara, CA 95051 USA
来源：
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A high-speed and low-power pipelined analog-to-digital converter was designed and simulated with a 0.18mum CMOS technology. Techniques of scaling down sampling capacitors and using low accuracy dynamic comparators are employed to reduce the power dissipation. Simulation results-exhibit 10-bit operation at the sampling frequency of 100MHz with SNDR of 60dB, SFDR of 67dB and THD of 63dB at 2.34MHz input. For 46.1MHz input frequency, SNDR, SFDR and THD drop to 56dB, 64dB and 60dB respectively. The estimated power dissipation from a single 1.8V supply voltage is about 50mW.
引用
收藏
页码：121 / 124
页数：4
相关论文
共 50 条
  • [31] A 10-Bit 500-MS/s 55-mW CMOS ADC
    Verma, Ashutosh
    Razavi, Behzad
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (11) : 3039 - 3050
  • [32] A 10-bit 100-MS/s 2b/cycle-Assisted SAR ADC in 180nm CMOS
    Chung, Yung-Hui
    Tseng, Hua-Wei
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [33] A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS Process
    Liu, Chun-Cheng
    Chang, Soon-Jyh
    Huang, Guan-Ying
    Lin, Yin-Zu
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 236 - 237
  • [34] 10-bit, 100-MS/s sample-and-hold amplifier adopting positive feedback technique
    Kim, GS
    Yoo, JT
    Ki, HJ
    Kim, SW
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 844 - 851
  • [35] A 10-bit 150-MS/s, parallel pipeline A/D converter in 0.6-μm CMOS
    Talebzadeh, A
    Hasanzadeh, MR
    Yavari, M
    Shoaei, O
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 133 - 136
  • [36] 10-bit, 125 MS/s, 40 mW pipelined ADC in 0.18 μm CMOS
    Yoshioka, M
    Kudo, M
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 248 - 257
  • [37] An embedded 170-mW 10-bit 50-MS/s CMOS ADC in 1-mm2
    Bult, K
    Buchwald, A
    ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS, 1997, : 49 - 63
  • [38] A 100mW 10 bit 100MS/s all CMOS ADC
    Hall, JH
    Nairn, DG
    THIRD INTERNATIONAL CONFERENCE ON ADVANCED A/D AND D/A CONVERSION TECHNIQUES AND THEIR APPLICATIONS, 1999, (466): : 5 - 8
  • [39] A CMOS 10-bit low-power pipelined A/D converter
    Dai, GD
    Liu, F
    Zhuang, YQ
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1563 - 1566
  • [40] A 10-Bit 210MHz CMOS D/A converter for WLAN
    Cho, HH
    Park, CY
    Yune, GS
    Yoon, KS
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 106 - 109
12345