ESD Characterization of Gate-All-Around (GAA) Si Nanowire Devices

被引：0
|
作者：
Chen, S. -H. [1 ]
Linten, D. [1 ]
Hellings, G. [1 ]
Veloso, A. [1 ]
Scholz, M. [1 ]
Boschke, R. [1 ,2 ]
Groeseneken, G. [1 ,2 ]
Collaert, N. [1 ]
Thean, A. [1 ]
机构：
[1] IMEC, B-3001 Leuven, Belgium
[2] Katholieke Univ Leuven, ESAT Dept, B-3001 Leuven, Belgium
来源：
2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In CMOS scaling roadmap, gate-all-around (GAA) nanowire (NW) is a promising candidate in sub-10nm nodes. However, newly introduced process options in GAA NW technologies can result in significant impacts on intrinsic ESD performance. In this work, ESD protection devices in GAA NW architecture are studied and the corresponding 3D TCAD simulations bring an in-depth understanding.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] Electrostatic Discharge (ESD) Protection Challenges of Gate-All-Around Nanowire Field-Effect Transistors
    Liu, W.
    Liou, J. J.
    Singh, N.
    Lo, G. Q.
    Chung, J.
    Jeong, Y. H.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 55 - 60
  • [32] Ge GATE-ALL-AROUND FETS ON Si
    Liu, C. W.
    Wong, I-Hsieh
    Chen, Yen-Ting
    Tu, Wen-Hsien
    Huang, Shih-Hsien
    Hsu, Shu-Han
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [33] Suspended Ge Gate-All-Around Nanowire nFETs with Junction Isolation on Bulk Si
    Wan, Chia-Chen
    Luo, Guang-Li
    Hsu, Shu-Han
    Hung, Kuo-Dong
    Chu, Chun-Lin
    Hou, Tuo-Hung
    Su, Chun-Jun
    Chen, Szu-Hung
    Wu, Wen-Fa
    Yeh, Wen-Kuan
    2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 130 - 131
  • [34] Novel gate-all-around poly-Si TFTs with multiple nanowire channels
    Liao, Ta-Chuan
    Tu, Shih-Wei
    Yu, Ming H.
    Lin, Wei-Kai
    Liu, Cheng-Chin
    Chang, Kuo-Jui
    Tai, Ya-Hsiang
    Cheng, Huang-Chung
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (08) : 889 - 891
  • [35] Si-nanowire based gate-all-around nonvolatile SONOS memory cell
    Fu, J.
    Singh, N.
    Buddharaju, K. D.
    Teo, S. H. G.
    Shen, C.
    Jiang, Y.
    Zhu, C. X.
    Yu, M. B.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D. L.
    Gnani, E.
    Baccarani, G.
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (05) : 518 - 521
  • [36] NEGF simulations of a junctionless Si gate-all-around nanowire transistor with discrete dopants
    Martinez, A.
    Aldegunde, M.
    Brown, A. R.
    Roy, S.
    Asenov, A.
    SOLID-STATE ELECTRONICS, 2012, 71 : 101 - 105
  • [37] Realization of gate-all-around (GAA) SOI MOSFET using replacement gate mask
    Theng, A. L.
    Goh, W. L.
    Chan, Y. T.
    Tee, K. M.
    Chan, L.
    Ng, C. M.
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1129 - +
  • [38] Investigation on Cylindrical Gate-All-Around (GAA) Tunnel FETS Scaling
    Kessi, M.
    Benfdila, A.
    Lakhlef, A.
    2017 IEEE 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2017, : 199 - 202
  • [39] Gate Bias Stresses of Gate-All-Around Poly-Si TFTs With Multiple Nanowire Channels
    Kang, Tsung-Kuei
    Liao, Ta-Chuan
    Wang, Chun-Kai
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (08) : 2173 - 2179
  • [40] Reliability in stacked Gate-All-Around Si nanowire devices: time-dependent variability and full degradation mapping
    Chasin, Adrian
    Bury, Erik
    Franco, Jacopo
    Kaczer, Ben
    Rzepa, Gerhard
    Putcha, Vamsi
    Weckx, Pieter
    Ritzenthaler, Romain
    Mertens, Hans
    Horiguchi, Naoto
    Linten, Dimitri
    2019 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2019, : 39 - 46
12345