A robust 65-nm node CMOS technology for wide-range Vdd operation

被引：0

作者：

Nakahara, Y ^{[1
]}

Fukai, T ^{[1
]}

Togo, M ^{[1
]}

Koyama, S ^{[1
]}

Morikuni, H ^{[1
]}

Matsuda, T ^{[1
]}

Sakamoto, K ^{[1
]}

Mineji, A ^{[1
]}

Fujiwara, S ^{[1
]}

Kunimune, Y ^{[1
]}

Nagase, M ^{[1
]}

Tamura, T ^{[1
]}

Onoda, N ^{[1
]}

Miyake, S ^{[1
]}

Yama, Y ^{[1
]}

Kudoh, T ^{[1
]}

Ikeda, M ^{[1
]}

Yamagata, Y ^{[1
]}

Yamamoto, T ^{[1
]}

Imai, K ^{[1
]}

机构：

[1] NEC Elect Corp, Adv Technol Dev Div, Sagamihara, Kanagawa 2291198, Japan

来源：

2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We have developed a highly reliable 65-nm node CMOS technology, enabling wide-range of Vdd operation including over-drive mode. Process conditions are carefully optimized from the various aspects of device reliability and performance. We have utilized oxynitride gate, arsenic-assisted phosphorus S/D ion-implantation, Ni-silicidation, stress controlled SiN layer process, and offset-spacer process in order to improve drive-current at low voltage operation and reliability at high voltage operation. Obtained drive-current are 730/310 muA/mum with off-current of 80 nA/mum at standard supply voltage of 0.9V, and 1150/550 muA/mum with off-current of 180 nA/mum at overdrive voltage of 1.2V, while satisfying strict criteria for transistor reliability.

引用

页码：281 / 284

页数：4

共 50 条

[31] Advanced CD control technology for 65-nm node dual damascene process
Nagase, M.
Maruyama, T.
Iguchi, M.
Suzuki, M.
Tominaga, M.
Sekine, M.
[J]. ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 141 - 144
[32] A 65-nm 25.1-ns 30.7-fJ Robust Subthreshold Level Shifter With Wide Conversion Range
Zhao, Wenfeng
Alvarez, Anastacia B.
Ha, Yajun
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (07) : 671 - 675
[33] A novel wide frequency range 65nm CMOS VCO
Samaras, Dimitrios
Tsimpos, Andreas
Hatzopoulos, Alkis
[J]. PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
[34] Wide-Range Current-Controlled Floating Resistor for CMOS Technology
Chhabra, Aakriti
Senani, Raj
Aggarwal, Bhawna
[J]. IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY-TRANSACTIONS OF ELECTRICAL ENGINEERING, 2023, 47 (04) : 1743 - 1757
[35] A Compact Low-Power Driver Array for VCSELs in 65-nm CMOS Technology
Zeng, Zhiyao
Sun, Kexu
Wang, Guanhua
Zhang, Tao
Kulis, Szymon
Gui, Ping
Moreira, Paulo
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (06) : 1599 - 1604
[36] A Compact 57-67 GHz Bidirectional LNAPA in 65-nm CMOS Technology
Meng, Fanyi
Ma, Kaixue
Yeo, Kiat Seng
Boon, Chirn Chye
Yi, Xiang
Sun, Junyi
Feng, Guangyin
Xu, Shanshan
[J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2016, 26 (08) : 628 - 630
[37] CMOS latch metastability characterization at the 65-nm-technology node
Bhushan, Manjul
Ketchen, Mark B.
Das, Koushik K.
[J]. 2008 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, CONFERENCE PROCEEDINGS, 2008, : 147 - +
[38] Design of bioinspired tripartite synapse analog integrated circuit in 65-nm CMOS Technology
Tir, Shohreh
Shalchian, Majid
Moezzi, Mohsen
[J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (03) : 1313 - 1328
[39] SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction
Zhang, K
Bhattacharya, U
Chen, ZP
Hamzaoglu, F
Murray, D
Vallepalli, N
Wang, Y
Zheng, B
Bohr, M
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) : 895 - 901
[40] Design of bioinspired tripartite synapse analog integrated circuit in 65-nm CMOS Technology
Shohreh Tir
Majid Shalchian
Mohsen Moezzi
[J]. Journal of Computational Electronics, 2020, 19 : 1313 - 1328

← 1 2 3 4 5 →