A robust 65-nm node CMOS technology for wide-range Vdd operation

被引：0

作者：

Nakahara, Y ^{[1
]}

Fukai, T ^{[1
]}

Togo, M ^{[1
]}

Koyama, S ^{[1
]}

Morikuni, H ^{[1
]}

Matsuda, T ^{[1
]}

Sakamoto, K ^{[1
]}

Mineji, A ^{[1
]}

Fujiwara, S ^{[1
]}

Kunimune, Y ^{[1
]}

Nagase, M ^{[1
]}

Tamura, T ^{[1
]}

Onoda, N ^{[1
]}

Miyake, S ^{[1
]}

Yama, Y ^{[1
]}

Kudoh, T ^{[1
]}

Ikeda, M ^{[1
]}

Yamagata, Y ^{[1
]}

Yamamoto, T ^{[1
]}

Imai, K ^{[1
]}

机构：

[1] NEC Elect Corp, Adv Technol Dev Div, Sagamihara, Kanagawa 2291198, Japan

来源：

2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We have developed a highly reliable 65-nm node CMOS technology, enabling wide-range of Vdd operation including over-drive mode. Process conditions are carefully optimized from the various aspects of device reliability and performance. We have utilized oxynitride gate, arsenic-assisted phosphorus S/D ion-implantation, Ni-silicidation, stress controlled SiN layer process, and offset-spacer process in order to improve drive-current at low voltage operation and reliability at high voltage operation. Obtained drive-current are 730/310 muA/mum with off-current of 80 nA/mum at standard supply voltage of 0.9V, and 1150/550 muA/mum with off-current of 180 nA/mum at overdrive voltage of 1.2V, while satisfying strict criteria for transistor reliability.

引用

页码：281 / 284

页数：4

共 50 条

[21] A Stereo Earphone Driver with Volume Control in 65-nm CMOS Technology
Tanzil, Alexander
Dasgupta, Uday
[J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009), 2009, : 273 - 276
[22] A Ku-Band Broadband High-IF Receiver With Wide Input Dynamic Range in 65-nm CMOS
Cheng, Depeng
Wu, Xu
Wang, Xuan
Chen, Qin
Chen, Xin
Zhang, Tao
Li, Lianming
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (09) : 4186 - 4190
[23] Reticle CD-SEM for the 65-nm technology node and beyond
Schlueter, GWB
Nakamura, T
Matsumoto, J
Seyama, M
Whittey, JM
[J]. 24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 876 - 886
[24] Design and Analysis of Wide Tuning Range Ring VCO in 65nm CMOS Technology
Askari S.
Saneei M.
Salem S.
[J]. Radioelectronics and Communications Systems, 2019, 62 (5) : 232 - 240
[25] Design Aspects of 65-nm CMOS MMICs
Karkkainen, Mikko
Varonen, Mikko
Sandstrom, Dan
Tikka, Tero
Lindfors, Saska
Halonen, Kari A. I.
[J]. 2008 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2008, : 115 - 118
[26] D-Band Heterodyne Integrated Imager in a 65-nm CMOS Technology
Yoon, Daekeun
Kim, Namhyung
Song, Kiryong
Kim, Jungsoo
Oh, Seung Jae
Rieh, Jae-Sung
[J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (03) : 196 - 198
[27] A Single-ended Simultaneous Bidirectional Transceiver in 65-nm CMOS Technology
Jeon, Min-Ki
Yoo, Changsik
[J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (06) : 817 - 824
[28] A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology
Hoeppner, Sebastian
Eisenreich, Holger
Henker, Stephan
Walter, Dennis
Ellguth, Georg
Schueffny, Rene
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (03) : 566 - 570
[29] X_RAY GRADING PROCEDURE FOR CONVENTIONAL 65-nm CMOS TECHNOLOGY
Kessarinskiy, L. N.
Davydov, G. G.
Boychenko, D. V.
Artamonov, A. S.
Nikiforov, A. Y.
Yashanin, I. B.
[J]. 2017 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON) PROCEEDINGS, 2017,
[30] Advanced CD control technology for 65-nm node dual damascene process
Nagase, Masatoshi
Maruyama, Takuya
Sekine, Makoto
[J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2007, 20 (03) : 245 - 251

← 1 2 3 4 5 →