Design of bioinspired tripartite synapse analog integrated circuit in 65-nm CMOS Technology

被引:4
|
作者
Tir, Shohreh [1 ]
Shalchian, Majid [1 ]
Moezzi, Mohsen [1 ]
机构
[1] Amirkabir Univ Technol, Dept Elect Engn, Tehran, Iran
关键词
Neuron-astrocyte interactions; Tripartite synapse; Morris-Lecar neuron model; Postnov astrocyte model; Neuromorphic CMOS analog implementation; ASTROCYTE; IMPLEMENTATION; GLIA;
D O I
10.1007/s10825-020-01514-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the design of a bioinspired synaptic integrated circuit, which takes into account the interactions of astrocyte in a tripartite synapse. These interactions result in activation of Ca2+ ion waves through fast and slow activation pathways which affect the synapse and postsynaptic neuron. The circuit has been implemented in TSMC 65-nm CMOS technology with 1.2 V supply voltage. Dynamic and nonlinear characteristics of the interactions have been implemented based on nonlinear characteristics of field effect transistors and few external capacitors. This design used few components from previous works, including ML neuron and Ca2+ circuit. All components are scaled to 65 nm and implemented in weak inversion operating region. Simulation results confirm that the proposed circuit demonstrates the functionality of physical model with acceptable relative mean square error and low power consumption of about 37 nW. The effects of supply voltage sensitivity, variability of threshold voltage and noise on the Ca2+ circuit have been studied. Circuit layout for main components including presynaptic neuron, postsynaptic neuron and the synapse has been prepared, with the area of 80 mu m(2). Post-layout simulation of the neuron with parasitics demonstrates the feasibility of the proposed model for fabrication. This circuit structure can be used for the study and demonstration of various functionalities associated with astrocyte including self-repair.
引用
收藏
页码:1313 / 1328
页数:16
相关论文
共 50 条
  • [1] Design of bioinspired tripartite synapse analog integrated circuit in 65-nm CMOS Technology
    Shohreh Tir
    Majid Shalchian
    Mohsen Moezzi
    [J]. Journal of Computational Electronics, 2020, 19 : 1313 - 1328
  • [2] Compact Modeling and simulation of circuit reliability for 65-nm CMOS technology
    Wang, Wenping
    Reddy, Vijay
    Krishnan, Anand T.
    Vattikonda, Rakesh
    Krishnan, Srikanth
    Cao, Yu
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (04) : 509 - 517
  • [3] Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology
    Bae, Woorham
    Jeong, Gyu-Seob
    Kim, Yoonsoo
    Chi, Han-Kyu
    Jeong, Deog-Kyoon
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (06) : 2234 - 2243
  • [4] D-Band Heterodyne Integrated Imager in a 65-nm CMOS Technology
    Yoon, Daekeun
    Kim, Namhyung
    Song, Kiryong
    Kim, Jungsoo
    Oh, Seung Jae
    Rieh, Jae-Sung
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (03) : 196 - 198
  • [5] Design Aspects of 65-nm CMOS MMICs
    Karkkainen, Mikko
    Varonen, Mikko
    Sandstrom, Dan
    Tikka, Tero
    Lindfors, Saska
    Halonen, Kari A. I.
    [J]. 2008 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2008, : 115 - 118
  • [6] ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing
    Kar, Bapi
    Gopalakrishnan, Pradeep Kumar
    Bose, Sumon Kumar
    Roy, Mohendra
    Basu, Arindam
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (12) : 2518 - 2529
  • [7] 65-nm CMOS Monolithically Integrated Subterahertz Transmitter
    Hu, Xin
    Tripodi, Lorenzo
    Matters-Kammerer, Marion K.
    Cheng, Shi
    Rydberg, Anders
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (09) : 1182 - 1184
  • [8] Design of Compact ESD Protection Circuit for V-Band RF Applications in a 65-nm CMOS Technology
    Lin, Chun-Yu
    Chu, Li-Wei
    Tsai, Shiang-Yu
    Ker, Ming-Dou
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (03) : 554 - 561
  • [9] Broadband sub-THz spectroscopy modules integrated in 65-nm CMOS technology
    Matters-Kammerer, Marion K.
    Van Goor, Dave
    Tripodi, Lorenzo
    [J]. INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2017, 9 (06) : 1211 - 1218
  • [10] A Compact Front-End Circuit for a Monolithic Sensor in a 65-nm CMOS Imaging Technology
    Piro, F.
    Rinella, G. Aglieri
    Andronic, A.
    Antonelli, M.
    Aresti, M.
    Baccomi, R.
    Becht, P.
    Beole, S.
    Braach, J.
    Buckland, M. D.
    Buschmann, E.
    Camerini, P.
    Carnesecchi, F.
    Cecconi, L.
    Charbon, E.
    Contin, G.
    Dannheim, D.
    de Melo, J.
    Deng, W.
    di Mauro, A.
    Vassilev, M. Dimitrova
    Emiliani, S.
    Hasenbichler, J.
    Hillemanns, H.
    Hong, G. H.
    Isakov, A.
    Junique, A.
    Kluge, A.
    Kotliarov, A.
    Krizek, F.
    Kugathasan, T.
    Lautner, L.
    Lemoine, C.
    Mager, M.
    Marras, D.
    Martinengo, P.
    Masciocchi, S.
    Menzel, M. W.
    Munker, M.
    Rachevski, A.
    Rebane, K.
    Reidt, F.
    Russo, R.
    Sanna, I.
    Sarritzu, V.
    Senyukov, S.
    Snoeys, W.
    Sonneveld, J.
    Suljic, M.
    Svihra, P.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2023, 70 (09) : 2191 - 2200