ReNoC: A network-on-chip architecture with reconfigurable topology

被引：17

作者：

Stensgaard, Mikkel B. ^{[1
]}

Sparso, Jens ^{[1
]}

机构：

[1] Tech Univ Denmark, IMM, DK-2800 Lyngby, Denmark

来源：

NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS | 2007年

关键词：

D O I：

10.1109/NOCS.2008.13

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a Network-on-Chip (NoC) architecture that enables the network, topology to be reconfigured. The architecture thus enables a generalized System-on-Chip (SoC) platform in which the topology can be customized for the application that is currently running on the chip, including long links and direct links between IP-blocks. The configurability is inserted as a layer between routers and links, and the architecture can therefore be used in combination with existing NoC routers, making it a general architecture. The topology is configured using energy-efficient topology switches based on physical circuit-switching as found in FPGAs. The paper presents the ReNoC (Reconfigurable NoC) architecture and evaluates its potential. The evaluation design shows a 56% decrease in power consumption compared to a static 2D mesh topology.

引用

页码：55 / 64

页数：10

共 50 条

[1] The ReNoC Reconfigurable Network-on-Chip: Architecture, Configuration Algorithms, and Evaluation
Stuart, Matthias Bo
Stensgaard, Mikkel Bystrup
Sparso, Jens
[J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2011, 10 (04)
[2] Reconfigurable Network-on-Chip Security Architecture
Charles, Subodha
Mishra, Prabhat
[J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2020, 25 (06)
[3] When reconfigurable architecture meets network-on-chip
Soares, R
Silva, IS
Azevedo, A
[J]. SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 216 - 221
[4] Exploration of A Reconfigurable 2D Mesh Network-on-Chip Architecture and A Topology Reconfiguration Algorithm
Wu, Zi-Xu
Wang, Jin-Xiang
Zhang, Ji-Yuan
Wang, Xiao-Yu
Fu, Fang-Fa
[J]. 2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 687 - 689
[5] A Topology for Network-on-Chip
Kalita, Alakesh
Ray, Kaushik
Biswas, Abhijit
Hussain, Md. Anwar
[J]. 2016 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2016,
[6] A Locally Reconfigurable Network-on-Chip Architecture and Application Mapping onto it
Soumya, J.
Sharma, Ashish
Chattopadhyay, Santanu
[J]. 18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
[7] A Reconfigurable Network-on-Chip Architecture to Improve Overall Performance and Throughput
Darbani, Paria
Zarandi, Hamid Reza
[J]. 2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 943 - 948
[8] A generic network-on-chip architecture for reconfigurable systems:: Implementation and evaluation
Vestias, Mario P.
Neto, Horacio C.
[J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 737 - 740
[9] SHARP: Shared Heterogeneous Architecture with Reconfigurable Photonic Network-on-Chip
Van Winkle, Scott
Kodi, Avinash Karanth
[J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (02)
[10] A Multipath Network-on-Chip Topology
Ray, Kaushik
Kalita, Alakesh
Biswas, Abhijit
Hussain, Md. Anwar
[J]. 2016 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2016,

← 1 2 3 4 5 →