Exploration of A Reconfigurable 2D Mesh Network-on-Chip Architecture and A Topology Reconfiguration Algorithm

被引:0
|
作者
Wu, Zi-Xu [1 ]
Wang, Jin-Xiang [1 ]
Zhang, Ji-Yuan [1 ]
Wang, Xiao-Yu [1 ]
Fu, Fang-Fa [1 ]
机构
[1] Harbin Inst Technol, Microelect Ctr, Harbin 150001, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel reconfigurable 2D mesh Network-on-Chip (NoC) architecture (REmesh) and a topology reconfiguration algorithm (TRARE) are proposed in this paper. Compared with a conventional 2D mesh, REmesh, which employs a few more routers and multiplexers, can be easily reconfigured to restore a 2D mesh topology to tolerant core faults in NoCs. Based on REmesh, TRARE repeatedly categorizes routers, connects cores with routers, and eventually finds out a reconfiguration solution. Simulation results show that in the topologies which sizes do not exceed 7x8, more than 90% successful reconfiguration rate can be guaranteed when less than 9% of the total cores are faulty. Simulation also suggests that when the number of faulty cores reaches the number of redundant cores, more redundancy should be added to ensure high successful reconfiguration rate.
引用
收藏
页码:687 / 689
页数:3
相关论文
共 50 条
  • [1] A Reconfigurable and Deadlock-Free Routing Algorithm for 2D Mesh Network-on-Chip
    Shi, Zewen
    Yang, Yueming
    Zeng, Xiaoyang
    Yu, Zhiyi
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2934 - 2937
  • [2] ReNoC: A network-on-chip architecture with reconfigurable topology
    Stensgaard, Mikkel B.
    Sparso, Jens
    [J]. NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 55 - 64
  • [3] TRACK: An algorithm for fault-tolerant, dynamic and scalable 2D mesh network-on-chip routing reconfiguration
    Jain, Anugrah
    Laxmi, Vijay
    Tripathi, Meenakshi
    Gaur, Manoj Singh
    Bishnoi, Rimpy
    [J]. INTEGRATION-THE VLSI JOURNAL, 2020, 72 (72) : 92 - 110
  • [4] An Efficient Mapping Algorithm on 2-D Mesh Network-on-Chip with Reconfigurable Switches
    Bayar, Salih
    Yurdakul, Arda
    [J]. 2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
  • [5] Network-on-chip Routing Using Structural Diametrical 2D Mesh Architecture
    Ghosal, Prasun
    Das, Tuhin Subhra
    [J]. 2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING APPLICATIONS OF INFORMATION TECHNOLOGY (EAIT), 2012, : 471 - 474
  • [6] On the Use of Multiplanes on a 2D Mesh Network-on-Chip
    Izu, Cruz
    [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT II, 2011, 7017 : 276 - 286
  • [7] A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip
    Zhang, Zhen
    Greiner, Alain
    Taktak, Sami
    [J]. 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 441 - +
  • [8] UniMESH: The Light-Weight Unidirectional Channel Network-on-Chip in 2D Mesh Topology
    Wang, Feng
    Tang, Xiantuo
    Xing, Zuocheng
    Liu, Hengzhu
    [J]. 25TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTERS (CONIELECOMP 2015), 2015, : 104 - 109
  • [9] A novel routing algorithm for 2D mesh network-on-chip leveraging global information
    Lu, Chao
    Chen, Yunji
    Liu, Shaoli
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2014, 26 (06): : 1007 - 1014
  • [10] Reconfigurable Network-on-Chip Security Architecture
    Charles, Subodha
    Mishra, Prabhat
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2020, 25 (06)