Reconfigurable Network-on-Chip Security Architecture

被引:12
|
作者
Charles, Subodha [1 ]
Mishra, Prabhat [1 ]
机构
[1] Univ Florida, 432 Newell Dr, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Hardware security; machine learning;
D O I
10.1145/3406661
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Growth of the Internet-of-things has led to complex system-on-chips (SoCs) being used in the edge devices in IoT applications. The increased complexity is demanding designers to consider several critical factors, such as dynamic requirement changes, long application life, mass production, and tight time-to-market deadlines. These requirements lead to more complex security concerns. SoC manufacturers outsource some of the intellectual property cores integrated on the SoC to untrusted third-party vendors. The untrusted intellectual properties can contain malicious implants, which can launch attacks using the resources provided by the on-chip interconnection network, commonly known as the network-on-chip (NoC). Existing efforts on securing NoC have considered lightweight encryption, authentication, and other attack detection mechanisms such as denial-of-service and buffer overflows. Unfortunately, these approaches focus on designing statically optimized security solutions. As a result, they are not suitable for many IoT systems with long application life and dynamic requirement changes. There is a critical need to design reconfigurable security architectures that can be dynamically tuned based on changing requirements. In this article, we propose a tier-based reconfigurable security architecture that can adapt to different use-case scenarios. We explore how to design an efficient reconfigurable architecture that can support three popular NoC security mechanisms (encryption, authentication, and denial-of-service attack detection and localization) and implement suitable dynamic reconfiguration techniques. We evaluate our proposed framework by running standard benchmarks enabling different tiers of security and provide a comprehensive analysis of how different levels of security can affect application performance, energy efficiency, and area overhead.
引用
收藏
页数:25
相关论文
共 50 条
  • [1] ReNoC: A network-on-chip architecture with reconfigurable topology
    Stensgaard, Mikkel B.
    Sparso, Jens
    [J]. NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 55 - 64
  • [2] When reconfigurable architecture meets network-on-chip
    Soares, R
    Silva, IS
    Azevedo, A
    [J]. SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 216 - 221
  • [3] The ReNoC Reconfigurable Network-on-Chip: Architecture, Configuration Algorithms, and Evaluation
    Stuart, Matthias Bo
    Stensgaard, Mikkel Bystrup
    Sparso, Jens
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2011, 10 (04)
  • [4] A Locally Reconfigurable Network-on-Chip Architecture and Application Mapping onto it
    Soumya, J.
    Sharma, Ashish
    Chattopadhyay, Santanu
    [J]. 18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
  • [5] A Reconfigurable Network-on-Chip Architecture to Improve Overall Performance and Throughput
    Darbani, Paria
    Zarandi, Hamid Reza
    [J]. 2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 943 - 948
  • [6] A generic network-on-chip architecture for reconfigurable systems:: Implementation and evaluation
    Vestias, Mario P.
    Neto, Horacio C.
    [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 737 - 740
  • [7] SHARP: Shared Heterogeneous Architecture with Reconfigurable Photonic Network-on-Chip
    Van Winkle, Scott
    Kodi, Avinash Karanth
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (02)
  • [8] RONoC: A Reconfigurable Architecture for Application-Specific Optical Network-on-Chip
    Gu, Huaxi
    Chen, Zheng
    Yang, Yintang
    Ding, Hui
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (01): : 142 - 145
  • [9] A Light-Weight Network-on-Chip Architecture for Dynamically Reconfigurable Systems
    Corbetta, Simone
    Rana, Vincenzo
    Santambrogio, Marco Domenico
    Sciuto, Donatella
    [J]. 2008 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2008, : 49 - 56
  • [10] Reconfigurable Router Design for Network-On-Chip
    Mathew, Minu
    Mugilan, D.
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1268 - 1272