Design and simulation of a RISC-based 32-bit embedded on-board computer

被引:0
|
作者
Guo, Z [1 ]
Li, H [1 ]
Guo, SL [1 ]
Wang, DS [1 ]
机构
[1] Chinese Acad Space Technol, Beijing Inst Control Engn, Beijing 100080, Peoples R China
关键词
design; simulation; EDA; RISC; embedded system; hardware/software;
D O I
10.1109/ATS.1998.741649
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents the design and simulation method for developing a RISC-based 32-bit Embedded on-board computer. Instead of the conventional bread-boarded prototype, (1) we used the Cadence EDA environment and Logic Modeling hardware simulator to verify the conceptual design. (2) An Aptix FPCB was used to implement the first-version hardware system. (3), simple but effective self-made ICE (In- Circuit Emulator) was used to perform target system verification while software was running on IDT 79S381 Evaluation Board. The whole hardware system was first simulated conceptually under EDA environment, and then was simulated with the basic software codes. This method is effective in an embedded system design. [2].
引用
收藏
页码:413 / 416
页数:4
相关论文
共 50 条
  • [31] Radiation hardened 32-bit RISC microprocessor
    Hwang, AS
    2000 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOL 5, 2000, : 219 - 226
  • [32] A 32-BIT RISC CPU IMPLEMENTED IN GAAS
    GEIDEMAN, WA
    NIEDERLAND, RA
    HARRINGTON, DL
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 127 - 133
  • [33] A 32-BIT FASTBUS COMPUTER
    BLOSSOM, JM
    HONG, JP
    KELLNER, RG
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1986, 33 (01) : 808 - 810
  • [34] 16-/32-bit RISC tackles 68k embedded sockets
    Weiss, R
    COMPUTER DESIGN, 1996, 35 (10): : 69 - 72
  • [35] A 32-bit RISC microcontroller with 448K bytes of embedded flash memory
    Kuo, C
    Chrudimsky, D
    Jew, T
    Gallun, C
    Choy, J
    Wang, B
    Pessoney, S
    Choe, H
    Harrington, C
    Eguchi, R
    Strauss, T
    Prinz, E
    Swift, C
    SEVENTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, PROCEEDINGS, 1998, : 28 - 33
  • [36] Implementation of a 32-bit MIPS Based RISC Processor using Cadence
    Topiwala, Mohit N.
    Saraswathi, N.
    2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 979 - 983
  • [37] JPEG software implementation techniques based on a 32-bit RISC CPU
    Sakamoto, T
    Hase, T
    INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 88 - 89
  • [38] ARM7 compatible 32-bit RISC processor design and verification
    Jeong, GY
    Park, JS
    Jo, HW
    Yoon, BW
    Lee, MJ
    KORUS 2005, PROCEEDINGS, 2005, : 607 - 610
  • [39] A 32-bit RISC processor with concurrent error detection
    Maamar, A
    Russell, G
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 461 - 467
  • [40] Hitachi's 32-bit RISC hits #1
    Weiss, R
    COMPUTER DESIGN, 1996, 35 (04): : 28 - +