A Fault-Tolerant Routing Algorithm Design for On-Chip Optical Networks

被引:16
|
作者
Xiang, Dong [1 ]
Zhang, Yan [1 ]
Shan, Shuchang [2 ]
Xu, Yi [3 ]
机构
[1] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China
[2] Chinese Acad Sci, Inst Comp Technol, Key State Lab Comp Architecture, Beijing 100190, Peoples R China
[3] AMD Res China, Beijing 100190, Peoples R China
基金
美国国家科学基金会;
关键词
Optical network; Reliability; Fault-tolerant routing; Deadlock-free adaptive routing; TURN MODEL; MESHES; FUTURE; SCHEME;
D O I
10.1109/SRDS.2013.9
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Optical networks have been considered for on-chip communications due to its advantages on bandwidth density, power efficiency and propagation speed over the electrical counterpart. However, the major optical device-microring resonator is very sensitive to manufacturing errors and temperature fluctuations, which results in the bandwidth loss or even the failure of optical link. Thus, this paper proposes a fault-tolerant and deadlock-free routing algorithm to improve the reliability of on-chip optical network without requiring additional virtual channel. In addition, a path selection mechanism taking account of the actual bandwidth of the optical link affected by fabrication and temperature variations is implemented in the routing unit. The simulation results show that compared to the conventional fault-tolerant routing methods, our routing algorithm can improve the transmission latency and throughput of the network under static and dynamic link faults by up to 51% and 22%, respectively.
引用
收藏
页码:1 / 9
页数:9
相关论文
共 50 条
  • [1] Adaptive Stochastic Routing in Fault-tolerant On-chip Networks
    Song, Wei
    Edwards, Doug
    Nunez-Yanez, Jose Luis
    Dasgupta, Sohini
    [J]. 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 32 - +
  • [2] Reconfigurable Distributed Fault Tolerant Routing Algorithm for On-Chip Networks
    Kumar, Manoj
    Pankaj
    Laxmi, Vijay
    Gaur, Manoj Singh
    Ko, Seok-Bum
    [J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 290 - 295
  • [3] Double Stairs: A Fault-Tolerant Routing Algorithm for Networks-on-Chip
    Fakhrali, Saleh
    Zarandi, Hamid R.
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (06)
  • [4] Low cost fault-tolerant routing algorithm for Networks-on-Chip
    Liu, Junxiu
    Harkin, Jim
    Li, Yuhua
    Maguire, Liam
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (06) : 358 - 372
  • [5] MD: Minimal path-based Fault-Tolerant Routing in On-Chip Networks
    Ebrahimi, Masoumeh
    Daneshtalab, Masoud
    Plosila, Juha
    Mehdipour, Farhad
    [J]. 2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 35 - 40
  • [6] Adaptive routing strategies for fault-tolerant on-chip networks in dynamically reconfigurable systems
    Nunez-Yanez, J. L.
    Edwards, D.
    Coppola, A. M.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (03): : 184 - 198
  • [7] Graceful Fault-tolerant On-chip Spike Routing Algorithm for Mesh-based Spiking Neural Networks
    Vu, The H.
    Murakami, Yuji
    Ben Abdallah, Abderazek
    [J]. 2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT AUTONOMOUS SYSTEMS (ICOIAS 2019), 2019, : 76 - 80
  • [8] Networks-on-chip: The quest for on-chip fault-tolerant communication
    Marculescu, R
    [J]. ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 8 - 12
  • [9] Fault-Tolerant Routing Methodology for Networks-on-Chip
    Savva, S.
    [J]. 2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
  • [10] A Fault-Tolerant and Congestion-Aware Routing Algorithm for Networks-on-Chip
    Valinataj, Mojtaba
    Mohammadi, Siamak
    Plosila, Juha
    Liljeberg, Pasi
    [J]. PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 139 - 144