Power-Delay Analysis of an ABACUS Parallel Integer Multiplier VLSI Implementation

被引：0

作者：

Ercan, Furkan ^{[1
]}

Muhtaroglu, Ali ^{[2
]}

机构：

[1] Middle East Tech Univ, Sustainable Environm & Energy Syst, Northern Cyprus Campus, TR-10 Guzelyurt, Mersin, Turkey

[2] Middle East Tech Univ, Dept Elect & Elect Engn, TR-10 Guzelyurt, Mersin, Turkey

来源：

2015 5TH INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING SYSTEMS & APPLICATIONS (ICEAC) | 2015年

关键词：

arithmetic multiplier; power; delay performance; counter; parallel multiplication; PDP;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

ABACUS parallel architecture was previously proposed as an alternate integer multiplication approach with column compression and parallel carry futures. This paper presents a VLSI implementation for ABACUS and benchmarks it against the conventional Wallace Tree Multiplier (WTM). Simulations are conducted with UMC180nm technology in Cadence environment. Although WTM implementation results in 26.6% fewer devices, ABACUS implementation has 8.6% less power dissipation with matched delay performance, due to 27.8% lower average activity.

引用

页数：4

共 44 条

[31] Design and analysis of a VLSI based high performance low power parallel square architecture
Thapliyal, H
Srinivas, MB
Arabnia, HR
[J]. AMCS '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON ALGORITHMIC MATHEMATICS AND COMPUTER SCIENCE, 2005, : 72 - 76
[32] PARALLEL IMPLEMENTATION OF POWER-SYSTEM TRANSIENT STABILITY ANALYSIS
WU, JQ
BOSE, A
HUANG, JA
VALETTE, A
LAFRANCE, F
[J]. IEEE TRANSACTIONS ON POWER SYSTEMS, 1995, 10 (03) : 1226 - 1233
[33] A low-power and high-speed parallel binary comparator based on inter-stage modified binary tree structure and power-delay improved cell elements
Rahimi, M.
Ghaznavi-Ghoushchi, M. B.
[J]. MICROELECTRONICS JOURNAL, 2019, 88 : 37 - 46
[34] Design And Implementation Of Area- Delay-Power Efficient CSLA Based 32-Bit Array Multiplier
Afreen, N. Fahmina
Basha, M. Mahaboob
Das, S. Mohan
[J]. 2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1578 - 1582
[35] Static timing analysis including power supply noise effect on propagation delay in VLSI circuits
Bai, G
Bobba, S
Hajj, IN
[J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 295 - 300
[36] Securing SMS4 Cipher against Differential Power Analysis and Its VLSI Implementation
Bai, Xuefei
Xu, Yanhua
Guo, Li
[J]. 2008 11TH IEEE SINGAPORE INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS (ICCS), VOLS 1-3, 2008, : 167 - 172
[37] Differential Power Analysis and Differential Fault Attack Resistant AES Algorithm and its VLSI Implementation
Zhao, Jia
Han, Jun
Zeng, Xiaoyang
Li, Liang
Deng, Yunsong
[J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2212 - 2215
[38] Delay Variation Analysis in the Presence of Power Supply Noise in Nano-Scale Digital VLSI Circuits
Bozorgzadeh, Bardia
Shahdoost, Shahab
Afzali-Kusha, Ali
[J]. 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 117 - 120
[39] Simple low power-delay-product parallel signed multiplier design using radix-8 structure with efficient partial product reduction
Boppana, Naga Venkata Vijaya Krishna
Ren, Saiyu
[J]. JOURNAL OF ENGINEERING-JOE, 2023, 2023 (08):
[40] POWER AND DELAY BASED ANALYSIS OF PASS TRANSISTOR FAMILIES TOWARDS THE IMPLEMENTATION OF S-BOX
Rahimunnisa, K.
Rajeshkumar, K.
Sureshkumar, S.
[J]. 2011 INTERNATIONAL CONFERENCE ON COMPUTER, ELECTRICAL, AND SYSTEMS SCIENCES, AND ENGINEERING (CESSE 2011), 2011, : 504 - +

← 1 2 3 4 5 →