Power-Delay Analysis of an ABACUS Parallel Integer Multiplier VLSI Implementation

被引：0

作者：

Ercan, Furkan ^{[1
]}

Muhtaroglu, Ali ^{[2
]}

机构：

[1] Middle East Tech Univ, Sustainable Environm & Energy Syst, Northern Cyprus Campus, TR-10 Guzelyurt, Mersin, Turkey

[2] Middle East Tech Univ, Dept Elect & Elect Engn, TR-10 Guzelyurt, Mersin, Turkey

来源：

2015 5TH INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING SYSTEMS & APPLICATIONS (ICEAC) | 2015年

关键词：

arithmetic multiplier; power; delay performance; counter; parallel multiplication; PDP;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

ABACUS parallel architecture was previously proposed as an alternate integer multiplication approach with column compression and parallel carry futures. This paper presents a VLSI implementation for ABACUS and benchmarks it against the conventional Wallace Tree Multiplier (WTM). Simulations are conducted with UMC180nm technology in Cadence environment. Although WTM implementation results in 26.6% fewer devices, ABACUS implementation has 8.6% less power dissipation with matched delay performance, due to 27.8% lower average activity.

引用

页数：4

共 44 条

[21] Design and Analysis of Booth Multiplier with Optimised Power Delay Product
Chaitanya, Ch V. S.
Kumar, P. Sathish
[J]. 2018 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2018,
[22] VLSI Implementation of Low Power High Speed ECC Processor Using Versatile Bit Serial Multiplier
Srinivasan, M.
Tamilselvan, G. M.
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (07)
[23] Design of low power based VLSI architecture for constant multiplier and high speed implementation using retiming technique
Jalaja, S.
Prakash, Vijaya A. M.
[J]. 2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM), 2016,
[24] A Simple Power Analysis of an FPGA implementation of a polynomial multiplier for the NTRU cryptosystem
Camacho-Ruiz, Eros
Sanchez-Solano, Santiago
Martinez-Rodriguez, Macarena C.
Tena-Sanchez, Erica
Brox, Piedad
[J]. 2023 38TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS, DCIS, 2023,
[25] VLSI implementation of an AES algorithm resistant to differential power analysis attack
Zhao, Jia
Han, Jun
Zeng, Xiaoyang
Chen, Jun
[J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 838 - 841
[26] A VLSI implementation of an SM4 algorithm resistant to power analysis
Yu, Siyang
Li, Kenli
Li, Keqin
Qin, Yunchuan
Tong, Zhao
[J]. JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 2016, 31 (02) : 795 - 803
[27] STATISTICAL-ANALYSIS OF PARALLEL RANDOMIZED ALGORITHMS FOR VLSI PLACEMENT AND IMPLEMENTATION ON WORKSTATION NETWORKS
EFE, M
[J]. MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (06) : 341 - 349
[28] VLSI implementation of low-power and area efficient parallel memory allocation with EC-TCAM
Bukkapatnam, Krishnaveni
Singh, Jaikaran
[J]. INTEGRATION-THE VLSI JOURNAL, 2022, 87 : 336 - 345
[29] Optimal design and parallel implementation of variable FIR filters with tuneable magnitude and non-integer phase-delay
Deng, TB
Okamoto, E
[J]. 1ST IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS FOR COMMNICATIONS, PROCEEDINGS, 2002, : 114 - 117
[30] Design and parallel implementation of FIR digital filters with simultaneously variable magnitude and non-integer phase-delay
Deng, TB
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (05) : 243 - 250

← 1 2 3 4 5 →