Design of Ultra Low Power Flash ADC using TMCC & Bit Referenced Encoder in 180nm Technology

被引:0
|
作者
Kar, Aditi [1 ]
Majumder, Alak [2 ]
Mondal, Abir Jyoti [2 ]
Mishra, Nikhil [2 ]
机构
[1] Tripura Inst Technol, Dept ETCE, Agartala 799009, Tripura, India
[2] Natl Inst Technol, Dept ECE, Yupia 791112, Arunachal Prade, India
关键词
Flash Type ADC; Comparator; TMCC; Threshold voltage; Multiplexer; Bit referenced encoder;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Analog-to-digital converters (ADCs) are needed in all those applications, which interface with the analogue world and exploit the digital processing of data. As digital processing is more and more gaining ground over analogue signal processing, the importance of ADCs correspondingly increases. The Flash type ADC, also known as Direct Conversion ADC, uses a bank of comparators, operating in parallel to achieve a high data conversion rate. In this paper, an area efficient low power high Speed 3-bit Flash Type ADC using bit referenced encoder is proposed in 180 nm CMOS technology. The concept of Threshold Modified Comparator Circuit (TMCC) is also introduced as a modification of the conventional comparator. The proposed design of the ADC occupies an active area of 0.0036 mm(2) and consumes 43.146 mu W of average power while operating with an input frequency (f(in)) of 10 MHz and a supply voltage of 1.8 Volt.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Design of 4 Bit Flash ADC using TMCC & NOR ROM Encoder in 90nm CMOS Technology
    Hosur, K. N.
    Dariyappa
    Shivanand
    Vijay
    Nagesha
    Attimarad, Girish V.
    Kittur, Harish. M.
    [J]. 2015 INTERNATIONAL CONFERENCE ON TRENDS IN AUTOMATION, COMMUNICATIONS AND COMPUTING TECHNOLOGY (I-TACT-15), 2015,
  • [2] Design and Simulation of 10-Bit SAR ADC for Low Power Applications Using 180nm Technology
    Naveen, I. G.
    Sonoli, Savita
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2016, : 331 - 335
  • [3] An Ultra Low Power Encoder for 5 Bit Flash ADC
    Lavania, Yatish
    Varghese, George Tom
    Mahapatra, K. K.
    [J]. 2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN VLSI, EMBEDDED SYSTEM, NANO ELECTRONICS AND TELECOMMUNICATION SYSTEM (ICEVENT 2013), 2013,
  • [4] Comparison and design of dynamic comparator in 180nm SCL technology for low power and high speed Flash ADC
    Hussain, Sarfraz
    Kumar, Rajesh
    Trivedi, Gaurav
    [J]. 2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 139 - 144
  • [5] Design of 5-bit Flash ADC Using 180 nm Technology for Medical Applications
    Gifta, G.
    Rani, D. Gracia Nirmala
    [J]. WIRELESS PERSONAL COMMUNICATIONS, 2021, 120 (02) : 1229 - 1249
  • [6] Design of 5-bit Flash ADC Using 180 nm Technology for Medical Applications
    G. Gifta
    D. Gracia Nirmala Rani
    [J]. Wireless Personal Communications, 2021, 120 : 1229 - 1249
  • [7] Design of Ultra Low Power Novel 3-Bit Flash ADC in 45nm CMOS Technology
    Das, Moushumi
    Nath, Bipasha
    Sarkar, Durba
    Kar, Aditi
    Majumder, Alak
    [J]. 2015 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES AND MANAGEMENT FOR COMPUTING, COMMUNICATION, CONTROLS, ENERGY AND MATERIALS (ICSTM), 2015, : 239 - 244
  • [8] Multipliers using low power adder cells using 180nm Technology
    Gupta, Jyoti
    Grover, Amit
    Wadhwa, Garish Kumar
    Grover, Neeti
    [J]. 2013 INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL AND BUSINESS INTELLIGENCE (ISCBI), 2013, : 3 - 6
  • [9] Low Power 3-Bit Flash ADC Design with Leakage Power Reduction at 45 nm Technology
    Ubhi, Jagpal Singh
    Tomar, Akash
    Kumar, Mukesh
    [J]. 2018 8TH INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST 2018), 2018, : 280 - 287
  • [10] A Low Power Schmitt Trigger Design using SBT technique in 180nm CMOS Technology
    Suresh, Ambothu
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 533 - 536