Design of Ultra Low Power Flash ADC using TMCC & Bit Referenced Encoder in 180nm Technology

被引:0
|
作者
Kar, Aditi [1 ]
Majumder, Alak [2 ]
Mondal, Abir Jyoti [2 ]
Mishra, Nikhil [2 ]
机构
[1] Tripura Inst Technol, Dept ETCE, Agartala 799009, Tripura, India
[2] Natl Inst Technol, Dept ECE, Yupia 791112, Arunachal Prade, India
关键词
Flash Type ADC; Comparator; TMCC; Threshold voltage; Multiplexer; Bit referenced encoder;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Analog-to-digital converters (ADCs) are needed in all those applications, which interface with the analogue world and exploit the digital processing of data. As digital processing is more and more gaining ground over analogue signal processing, the importance of ADCs correspondingly increases. The Flash type ADC, also known as Direct Conversion ADC, uses a bank of comparators, operating in parallel to achieve a high data conversion rate. In this paper, an area efficient low power high Speed 3-bit Flash Type ADC using bit referenced encoder is proposed in 180 nm CMOS technology. The concept of Threshold Modified Comparator Circuit (TMCC) is also introduced as a modification of the conventional comparator. The proposed design of the ADC occupies an active area of 0.0036 mm(2) and consumes 43.146 mu W of average power while operating with an input frequency (f(in)) of 10 MHz and a supply voltage of 1.8 Volt.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Low Voltage Low Power 4/5 Dual Modulus Prescaler in 180nm Technology
    Jain, Raina
    Nirmal, Uma
    Gautam, Monika
    [J]. 2016 INTERNATIONAL CONFERENCE ON RESEARCH ADVANCES IN INTEGRATED NAVIGATION SYSTEMS (RAINS), 2016,
  • [32] Design of a MEMS-Based Oscillator Using 180nm CMOS Technology
    Roy, Sukanta
    Ramiah, Harikrishnan
    Reza, Ahmed Wasif
    Lim, Chee Cheow
    Ferrer, Eloi Marigo
    [J]. PLOS ONE, 2016, 11 (07):
  • [33] Design and Implementation of Voltage Control Oscillator (VCO) Using 180nm Technology
    Halesh, M. R.
    Rasane, K. R.
    Rohini, H.
    [J]. ADVANCES IN COMPUTING, COMMUNICATION AND CONTROL, 2011, 125 : 472 - +
  • [34] Transistor Level Implementation Of A 8 Bit Multiplier Using Vedic Mathematics in 180nm Technology
    Selvakumari, C.
    Jeyaprakash, M.
    Kavitha, A.
    [J]. PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 1514 - 1520
  • [35] A Novel 8.4 GHz, High Speed and Low Power Design of Programmable Divider in 180nm CMOS Technology
    Purohit, Smita
    Nirmal, Uma
    [J]. 2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT COMMUNICATION AND COMPUTATIONAL TECHNIQUES (ICCT), 2019, : 192 - 195
  • [36] A Low Power Encoder for a 5-GS/s 5-bit Flash ADC
    Lakshmi, Taninki Sai
    Srinivasulu, Vireni
    [J]. 2014 SIXTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING, 2014, : 41 - 46
  • [37] DESIGN AND IMPLEMENTATION OF 4 BIT FLASH ADC USING LOW POWER LOW OFFSET DYNAMIC COMPARATOR
    Biswas, Suman
    Das, Jitendra Kumar
    Prasad, Rajendra
    [J]. 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [38] Design of 3-bit Flash ADC using Inverter Threshold Comparator in 45 nm CMOS Technology
    Harisha
    Rao, Satheesh
    [J]. 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), 2017, : 1621 - 1624
  • [39] Low Power High Speed Frequency Divider for Frequency Synthesizers in 180nm CMOS Technology
    Pal, Antardipan
    Mostafa, Posiba
    Das, Moumita
    Chatterjee, Sayan
    [J]. 2017 1ST INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2017,
  • [40] Optimized Two Stage Low Power Miller Compensated Operational Amplifier with CMOS 180nm Technology
    Sinha, Praween Kumar
    Sumita
    Sharma, Neelam
    [J]. JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2020, 15 (1-2): : 29 - 42