Comparison and design of dynamic comparator in 180nm SCL technology for low power and high speed Flash ADC

被引：2

作者：

Hussain, Sarfraz ^{[1
]}

Kumar, Rajesh ^{[1
]}

Trivedi, Gaurav ^{[2
]}

机构：

[1] NERIST, Dept ECE, Nirjuli, Arunachal Prade, India

[2] IIT Guwahati, Dept EEE, Gauhati, Assam, India

来源：

2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS) | 2017年

关键词：

dynamic comparator; high speed; latch; low-power; flash ADC;

D O I：

10.1109/iNIS.2017.37

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A modified dynamic comparator is proposed and compared in this paper. A dynamic comparator consists of a low gain amplifier connected to a latch circuit. The inputs are amplified during the evaluation period and the outputs are latched during the regeneration time. The proposed dynamic comparator is fast and consumes less power. At a clock frequency of 1.25GHz and 100mV.Vin, the delay is 176.71ps and average power consumption is 119.81 mu W for a supply voltage of 1.8V. The calculated maximum PDP is 24.53 f. The proposed dynamic comparator is suitable for an efficient low power and high speed Flash ADC. The circuits are simulated in cadence virtuoso spectre with 180nm SCL technology.

引用

页码：139 / 144

页数：6

共 50 条

[1] Design of Low Power and High Speed Dynamic Latch Comparator using 180 nm Technology
Lahariya, Aparna
Gupta, Anshu
[J]. 2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTING AND CONTROL (ISPCC), 2015, : 129 - 134
[2] A Low-Power Low-Voltage Dynamic Comparator in 180nm CMOS Technology
Ghaziani, Niloofar
Radfar, Sara
Bastan, Yasin
Amiri, Parviz
Maghami, Mohammad Hossein
[J]. 2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 1139 - 1142
[3] Design of Ultra Low Power Flash ADC using TMCC & Bit Referenced Encoder in 180nm Technology
Kar, Aditi
Majumder, Alak
Mondal, Abir Jyoti
Mishra, Nikhil
[J]. 2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
[4] Design of High-Speed and Low-Power Comparator in Flash ADC
Zhang, Shaozhen
Li, Zheying
Ling, Bo
[J]. 2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 687 - 692
[5] COMPARATOR DESIGN FOR LOW POWER HIGH SPEED FLASH ADC-A REVIEW
Chacko, Litty
Varghese, George Tom
[J]. PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019), 2019, : 869 - 872
[6] Analysis and Design of Low Power, High speed Comparators in 180nm Technology with Low Supply Voltages for ADCs
Vinodiya, Sagar Kumar
Gamad, R. S.
[J]. 2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,
[7] A Low Power Preamplifier Latch based Comparator Using 180nm CMOS Technology
Tabassum, Shabi
Bekal, Anush
Goswami, Manish
[J]. 2013 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2013, : 208 - 212
[8] A Novel 8.4 GHz, High Speed and Low Power Design of Programmable Divider in 180nm CMOS Technology
Purohit, Smita
Nirmal, Uma
[J]. 2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT COMMUNICATION AND COMPUTATIONAL TECHNIQUES (ICCT), 2019, : 192 - 195
[9] Low Power High Speed Frequency Divider for Frequency Synthesizers in 180nm CMOS Technology
Pal, Antardipan
Mostafa, Posiba
Das, Moumita
Chatterjee, Sayan
[J]. 2017 1ST INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2017,
[10] Low leakage and high performance tag comparator implemented in 180nm CMOS technology
Koshy, Lidiya Mariam
Chandran, Jyothish G.
[J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1261 - 1267

← 1 2 3 4 5 →