An Ultra Low Power Encoder for 5 Bit Flash ADC

被引:0
|
作者
Lavania, Yatish [1 ]
Varghese, George Tom [1 ]
Mahapatra, K. K. [1 ]
机构
[1] Natl Inst Technol, Rourkela, India
关键词
Analog to digital converter; Flash ADC; Dynamic CMOS logic;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This investigation suggests a low power encoding scheme proposed for 4GS/s 5 bit flash analog to digital converter. One of the demanding issues in the design of a low power flash ADC is the design of thermometer code to binary code. An encoder in this paper converts the thermometer code into binary code without any intermediate stage. To decrease the power consumption of the encoder, the implementation is done using dynamic CMOS logic. The proposed encoder is designed using 90 nm technology at 1.2 V power supply using CADENCE tool. The simulation results shown for a sampling frequency of 4GHz and the average power dissipation of the encoder is 1.833 mu W.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] A High Speed Low Power Encoder for a 5 Bit Flash ADC
    Varghese, George Tom
    Mahapatra, K. K.
    [J]. 2012 INTERNATIONAL CONFERENCE ON GREEN TECHNOLOGIES (ICGT), 2012, : 41 - 45
  • [2] A Low Power Encoder for a 5-GS/s 5-bit Flash ADC
    Lakshmi, Taninki Sai
    Srinivasulu, Vireni
    [J]. 2014 SIXTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING, 2014, : 41 - 46
  • [3] LOW POWER ENCODER FOR FLASH ADC ARCHITECTURE
    Sindhuja, R.
    Navaneethakrishnan, V.
    Kavitha, A.
    [J]. PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 1521 - 1524
  • [4] Design of Ultra Low Power Flash ADC using TMCC & Bit Referenced Encoder in 180nm Technology
    Kar, Aditi
    Majumder, Alak
    Mondal, Abir Jyoti
    Mishra, Nikhil
    [J]. 2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [5] Design of Low Power 5-bit Hybrid Flash ADC
    Mayur., S. M.
    Siddharth, R. K.
    Kumar, Nithin Y. B.
    Vasantha, M. H.
    [J]. 2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 343 - 348
  • [6] A Low Power Flash ADC with Wallace Tree Encoder
    Pardhu, Thottempudi
    Manusha, S.
    Sirisha, Katakam
    [J]. 2014 ELEVENTH INTERNATIONAL CONFERENCE ON WIRELESS AND OPTICAL COMMUNICATIONS NETWORKS (WOCN), 2014,
  • [7] A High Speed Encoder for a 5GS/s 5 Bit Flash ADC
    Varghese, George Tom
    Mahapatra, K. K.
    [J]. 2012 THIRD INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION & NETWORKING TECHNOLOGIES (ICCCNT), 2012,
  • [8] Low Power Flash ADC Using Multiplexer Based Encoder
    Jogdand, Renuka Rajaram
    Dakhole, P. K.
    Palsodkar, Prachi
    [J]. 2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2017,
  • [9] An Ultra High Speed Encoder for 5GSPS Flash ADC
    Hiremath, Vinayashree
    Ren, Saiyu
    [J]. 2010 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE I2MTC 2010, PROCEEDINGS, 2010,
  • [10] Ultra Low Power Flash ADC for UWB Transceiver Applications
    Masoumi, Mohammad
    Markert, Erik
    Heinkel, Ulrich
    Gielen, Georges
    [J]. 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 41 - +