Effective Package FA procedures on Flip Chip Ball Grid Array (FCBGA) Package with Copper Pillar (CuP) bumps

被引:0
|
作者
Bailon-Somintac, Michelle [1 ]
Oco, Jennyvie [1 ]
Paderes, Dennis [1 ]
Nguyen, Toan [2 ]
机构
[1] Lattice Semicond PH Corp, 11-F Aeon Ctr,Northbridgeway, Muntinlupa, Philippines
[2] Lattice Semicond Corp, 5555 NE Moore Ct, Hillsboro, OR 97124 USA
关键词
flip chip; Copper Pillar bumps; bump on pad; decapsulation; package failure analysis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Overcoming challenges not only in the design and assembly manufacturing but also in the physical failure analysis of flip-chip BGA packages with Cu pillar (CuP) bumps is of outmost importance especially with the increasing utilization of this package type in various market segments including the rapidly evolving consumer and mobile market. In this paper, we present innovative and effective methodologies for physical failure analysis on flip chip ball grid array (FCBGA) package with Copper (Cu) pillar bumps. The procedure that will be discussed does not require new failure analysis equipment but rather a reuse and extension of existing equipment used on standard wire-bond packages. Case studies to demonstrate the usefulness of the methodologies will also be presented.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] Estimation of warpage and thermal stress of IVHs in flip-chip ball grid arrays package by FEM
    Cho, Seunghyun
    Cho, Soonjin
    Lee, Joseph Y.
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 300 - 309
  • [42] Design, analysis, and measurement of a cost effective plastic ball grid array package - NuBGA
    Lau, JH
    Chen, T
    Chou, TY
    1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 315 - 322
  • [43] Thermal and mechanical evaluations of a cost-effective Plastic Ball Grid Array package
    Lau, JH
    Chen, KL
    JOURNAL OF ELECTRONIC PACKAGING, 1997, 119 (03) : 208 - 212
  • [44] Interconnection Performance of Copper Core Solder Joints in Ball-Grid-Array Package
    Wu, Qifan
    Yin, Chunyan
    Ming, Xuefei
    Ke, Zheng
    Zhu, Jiachang
    Dou, Guangbin
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [45] Thermal evaluation of a cost-effective plastic ball grid array package - NuBGA
    Wu, F
    Lau, J
    Chen, KL
    47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 309 - 318
  • [46] Numerical simulation of multi-chip Ball Grid Array package under thermal loading
    Mao, Jia
    Jiang, Zhen-Yu
    Chen, Guang-Nan
    Zhang, Wei-Hua
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2010, 32 (05): : 23 - 28
  • [47] Stress Analysis of the Low-k Layer in a Flip-Chip Package with an Oblong Copper Pillar Bump
    Song, Cha Gyu
    Kwon, Oh Young
    Jung, Hoon Sun
    Sohn, EunSook
    Choa, Sung-Hoon
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2017, 9 (08) : 1139 - 1145
  • [48] Application of Non-UV BG Tape on Assembly of Flip-Chip Package with Copper Pillar Bump
    Yang, Yang
    Sun, Tuobei
    Ren, Xiaoli
    Pang, Jian
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 599 - 602
  • [49] Study on A Formulated No Clean Flux for Fine-Pitch Flip Chip Package of Copper Pillar/Microbump Interconnect
    Chen, Hsiang-Chuan
    Chuang, Ya-Ching
    Chang, Chia-Hao
    Tseng, Watson
    2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 243 - 246
  • [50] Productivity Improvement of Copper Pillar Flip-chip Package by Pre-applied Materials and Press Machine
    Motomura, Koji
    Maruo, Hiroki
    Tie, Wanyu
    Eifuku, Hideki
    Sakemi, Shoji
    Sakai, Tadahiko
    2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,