Effective Package FA procedures on Flip Chip Ball Grid Array (FCBGA) Package with Copper Pillar (CuP) bumps

被引：0
|
作者：
Bailon-Somintac, Michelle [1 ]
Oco, Jennyvie [1 ]
Paderes, Dennis [1 ]
Nguyen, Toan [2 ]
机构：
[1] Lattice Semicond PH Corp, 11-F Aeon Ctr,Northbridgeway, Muntinlupa, Philippines
[2] Lattice Semicond Corp, 5555 NE Moore Ct, Hillsboro, OR 97124 USA
来源：
2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA) | 2018年
关键词：
flip chip; Copper Pillar bumps; bump on pad; decapsulation; package failure analysis;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Overcoming challenges not only in the design and assembly manufacturing but also in the physical failure analysis of flip-chip BGA packages with Cu pillar (CuP) bumps is of outmost importance especially with the increasing utilization of this package type in various market segments including the rapidly evolving consumer and mobile market. In this paper, we present innovative and effective methodologies for physical failure analysis on flip chip ball grid array (FCBGA) package with Copper (Cu) pillar bumps. The procedure that will be discussed does not require new failure analysis equipment but rather a reuse and extension of existing equipment used on standard wire-bond packages. Case studies to demonstrate the usefulness of the methodologies will also be presented.
引用
收藏
页数：5
相关论文
共 50 条
  • [31] Characterization of On-die Power Supply Noise in FCBGA (Flip-Chip Ball Grid Array) Packages
    Baek, Hyunho
    Eisenstadt, William R.
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 554 - 559
  • [32] Comprehensive analysis of a larger die, copper pillar bump flip chip package with no-flow underfill
    Zhang, XW
    Pinjala, D
    Iyer, MK
    Chew, G
    Ma, ZH
    Tan, TT
    Chew, J
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 575 - 578
  • [33] Miniaturization of System in Package for Wearable Devices using Copper pillar Solder flip chip Interconnects.
    Pun, Kelvin
    Singh, Amandeep
    Islam, M. N.
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [34] A Ball Grid Array Package With a Microstrip Grid Array Antenna for a Single-Chip 60-GHz Receiver
    Sun, Mei
    Zhang, Yue Ping
    Liu, Duixian
    Chua, Kai Meng
    Wai, Lai Lai
    IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2011, 59 (06) : 2134 - 2140
  • [35] Non-Destructive Techniques for Internal Solder Bump Inspection of Chip Scale Package-Ball Grid Array Package
    Lagar, Jason H.
    Sia, Rudolf A.
    Grancapal, Marlyn C.
    2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 362 - 365
  • [36] Dynamic characterization study of flip chip ball grid array (FCBGA) on peripheral component interconnect (PCI) board application
    Fong, Wong Shaw
    Keat, Loh Wei
    Hsiang, Lee Yung
    Hooi, Yap Eng
    Woen, Wong Siang
    Yang, Hin Tze
    We, Martin Tay Tiong
    EMAP 2005: International Symposium on Electronics Materials and Packaging, 2005, : 101 - 106
  • [37] Comparative Study of Phenolic-Based and Amine-Based Underfill Materials in Flip Chip Plastic Ball Grid Array Package
    Kornain, Z.
    Jalar, A.
    Rasid, R.
    Abdullah, S.
    JOURNAL OF ELECTRONIC PACKAGING, 2010, 132 (04)
  • [38] Eutectic Sn/Pb solder bump cracking issue of large-die flip chip ball grid array (FCBGA) package with electroless Ni/immersion an (ENIG) build-up substrate
    Xiong, Zheng Peng
    Osenbach, John W.
    Chua, Kok Hua
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 196 - 202
  • [39] Substrate design optimization for high performance small form factor flip chip ball grid array (FCBGA) packages
    Yoon, CK
    Landeros, J
    Goh, HS
    Teh, A
    Chee, J
    Loke, CC
    Mahadevan, S
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 364 - 368
  • [40] Application of finite element analysis on flip chip ball grid array package with 65nm Cu/low-κ device
    Yeo, Alfred
    Min, Tan Ai
    Lee, Charles
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 227 - 232
12345