Real-Time Memory Controller for Embedded Multi-core System

被引：2

作者：

Mohamed, Ahmed S. S. ^{[1
]}

El-Moursy, Ali A. ^{[2
]}

Fahmy, Hossam A. H. ^{[1
]}

机构：

[1] Cairo Univ, Elect & Commun Engn Dept, Cairo, Egypt

[2] Univ Sharjah, Elect & Comp Engn Dept, Sharjah, U Arab Emirates

来源：

2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS) | 2015年

关键词：

Real-Time; Memory Controller; CMPs;

D O I：

10.1109/HPCC-CSS-ICESS.2015.133

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Nowadays modern chip multi-cores (CMPs) become more demanding because of their high performance especially in real-time embedded systems. On the other side, bounded latencies has become vital to guarantee high performance and fairness for applications running on CMPs cores. We propose a new memory controller that prioritizes and assigns defined quotas for cores within unified epoch (MCES). Our approach works on variety of generations of double data rate DRAM (DDR DRAM). MCES is able to achieve an overall performance reached 35% for 4 cores system.

引用

页码：839 / 842

页数：4

共 50 条

[31] AMMC: Advanced Multi-core Memory Controller
Hussain, Tassadaq
Palomar, Oscar
Unsal, Osman
Cristal, Adrian
Ayguade, Eduard
Valero, Mateo
Gursal, S. A.
[J]. PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 292 - 295
[32] An Embedded Multi-Core Real-Time Simulation Platform of Basal Ganglia for Deep Brain Stimulation
Wei, Xile
Zhang, Hanlin
Gong, Bo
Chang, Siyuan
Lu, Meili
Yi, Guosheng
Zhang, Zhen
Deng, Bin
Wang, Jiang
[J]. IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, 2021, 29 : 1328 - 1340
[33] Memory request queue of multi-core multi-threading processor for real-time stream processing
Tian, Hangpei
Gao, Deyuan
Fan, Xiaoya
Zhu, Yian
[J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2009, 46 (10): : 1634 - 1641
[34] Real-Time Predictability on Multi-Processor and Multi-Core Architectures
Sebestyen, Gheorghe
Marfievici, Ramona
[J]. 2009 IEEE 5TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTER COMMUNICATION AND PROCESSING, PROCEEDINGS, 2009, : 359 - 362
[35] Real-Time Scheduling for Periodic Tasks in Homogeneous Multi-core System with Minimum Execution Time
Li, Ying
Niu, Jianwei
Zhang, Jiong
Atiquzzaman, Mohammed
Long, Xiang
[J]. COLLABORATE COMPUTING: NETWORKING, APPLICATIONS AND WORKSHARING, COLLABORATECOM 2016, 2017, 201 : 175 - 187
[36] Simulations and Performance Evaluation of Real-time Multi-core systems
Sharma, Mridula
Elmiligi, Haytham
Gebali, Fayez
[J]. 2014 9TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), 2014, : 214 - 218
[37] ARCHITECTURAL CONSIDERATIONS FOR CERTIFICATION OF REAL-TIME MULTI-CORE SYSTEMS
Huyck, Patrick
[J]. 2013 IEEE/AIAA 32ND DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC), 2013,
[38] Predictable Cache Coherence for Multi-Core Real-Time Systems
Hassan, Mohamed
Kaushik, Anirudh M.
Patel, Hiren
[J]. PROCEEDINGS OF THE 23RD IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2017), 2017, : 235 - 246
[39] Static Extraction of Memory Access Profiles for Multi-core Interference Analysis of Real-Time Tasks
Carle, Thomas
Casse, Hugues
[J]. ARCHITECTURE OF COMPUTING SYSTEMS (ARCS 2021), 2021, 12800 : 19 - 34
[40] Scheduling Parallel Real-Time Tasks on Multi-core Processors
Lakshmanan, Karthik
Kato, Shinpei
Rajkumar, Ragunathan
[J]. 31ST IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2010), 2010, : 259 - 268

← 1 2 3 4 5 →