ARCHITECTURAL CONSIDERATIONS FOR CERTIFICATION OF REAL-TIME MULTI-CORE SYSTEMS

被引:0
|
作者
Huyck, Patrick [1 ]
机构
[1] Green Hills Software, Palm Harbor, FL 34684 USA
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
To satisfy the increasing demands in computing throughput, new processor designs are frequently expanding their support for parallel operations, including multiple memory controllers, caches, and various I/O devices, but especially multiple processor cores. For developers of real-time embedded systems with security and/or safety-critical computing requirements, the advent of processors that include multiple cores has created a fundamental problem: how to satisfy certification considerations so that safety and/or security related applications can execute on real-time multi-core based partitioning enforcing systems. This paper examines some architectural considerations that may be taken into account as part of safety and/or security certification of a partitioning operating system that supports the scheduling of multiple applications on a multi-core processor. In particular, it covers a set of considerations and challenges associated with using multiple cores as part of an architecture that supports simultaneous execution of applications on different cores and as part of an architecture that supports simultaneous use of multiple cores cooperatively within an application. This includes high-level considerations of safety and security topics such as, shared resource management, caching, covert channels, and fault management. In addition, it examines the use of synchronous timescheduling controls as a means to resolve some of the safety and security related issues. This paper, by examining and detailing some of the high-level safety and security considerations associated with multi-core processor architectures, is intended to demonstrate the benefits of utilizing synchronous time-scheduling controls across the entire multi-core processor as a means to resolve some of the issues. Developers of real-time embedded systems can maximize the benefit of multi-core processors through understanding the types of architectural features that may be necessary to resolve specific safety and/or security issues.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Architectural Considerations For Certification of Real-Time Multi-Core Systems
    Huyck, Patrick
    [J]. 2013 IEEE/AIAA 32ND DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC), 2013,
  • [2] Simulations and Performance Evaluation of Real-time Multi-core systems
    Sharma, Mridula
    Elmiligi, Haytham
    Gebali, Fayez
    [J]. 2014 9TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), 2014, : 214 - 218
  • [3] Predictable Cache Coherence for Multi-Core Real-Time Systems
    Hassan, Mohamed
    Kaushik, Anirudh M.
    Patel, Hiren
    [J]. PROCEEDINGS OF THE 23RD IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2017), 2017, : 235 - 246
  • [4] Scalable Memory Reclamation for Multi-Core, Real-Time Systems
    Ren, Yuxin
    Liu, Guyue
    Parmer, Gabriel
    Brandenburg, Bjoern
    [J]. 24TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2018), 2018, : 152 - 163
  • [5] Power Aware Scheduling on Real-time Multi-core Systems
    Hanamakkanavar, Amit
    Handur, Vidya
    Kareti, Venkatesh
    Ranadive, Priti
    [J]. 2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 2624 - 2628
  • [6] Task Scheduling of Real-time Systems on Multi-Core Architectures
    Tan, Pengliu
    [J]. PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON ELECTRONIC COMMERCE AND SECURITY, VOL II, 2009, : 190 - 193
  • [7] Real-time Multi-core Components for Cyber-physical Systems
    Wahler, Michael
    Oriol, Manuel
    Monot, Aurelien
    [J]. 2015 18TH INTERNATIONAL ACM SIGSOFT SYMPOSIUM ON COMPONENT-BASED SOFTWARE ENGINEERING (CBSE), 2015, : 37 - 42
  • [8] Schedulability Analysis for a Mode Transition in Real-Time Multi-Core Systems
    Lee, Jinkyu
    Shin, Kang G.
    [J]. IEEE 34TH REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2013), 2013, : 11 - 20
  • [9] A guidance framework for synthesis of multi-core reconfigurable real-time systems
    Lakhdhar, Wafa
    Mzid, Rania
    Khalgui, Mohamed
    Frey, Georg
    Li, Zhiwu
    Zhou, MengChu
    [J]. INFORMATION SCIENCES, 2020, 539 : 327 - 346
  • [10] A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems
    Maiza, Claire
    Rihani, Hamza
    Rivas, Juan M.
    Goossens, Joel
    Altmeyer, Sebastian
    Davis, Robert I.
    [J]. ACM COMPUTING SURVEYS, 2019, 52 (03)