Simulations and Performance Evaluation of Real-time Multi-core systems

被引:0
|
作者
Sharma, Mridula [1 ]
Elmiligi, Haytham [2 ]
Gebali, Fayez [1 ]
机构
[1] Univ Victoria, Elect & Comp Engn, Victoria, BC, Canada
[2] Thompson Rivers Univ, Dept Comp Sci, Kamloops, BC, Canada
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The development of broad range of multi-core processors in desktop and server systems has lead to a definite need of an overall performance evaluation tool. This paper presents a new tool to analyze the performance of multi-core systems at early design phases. The proposed tool helps developers test different design options and choose the best solution for multi-core applications. Different design factors can be considered and evaluated to get the best core utilization of multi-core systems while achieving the best response time for the real-time applications. The paper explores the implementation of different algorithms at four different design stages: dependability analysis, task execution sequence, real-time scheduling and core mapping. As a proof of concept, a case study is presented to show the significance of changing one design parameter on the overall system performance. Experimental results show an increase of the CPU utilization by 31.25% when changing the number of cores from 3 to 2.
引用
收藏
页码:214 / 218
页数:5
相关论文
共 50 条
  • [1] SMARTs: A Tool to Simulate and Analyze the Performance of Real-Time Multi-core Systems
    Sharma, Mridula
    Elmiligi, Haytham
    Gebali, Fayez
    [J]. 9TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC'14) / THE 11TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC'14) / AFFILIATED WORKSHOPS, 2014, 34 : 544 - 551
  • [2] ARCHITECTURAL CONSIDERATIONS FOR CERTIFICATION OF REAL-TIME MULTI-CORE SYSTEMS
    Huyck, Patrick
    [J]. 2013 IEEE/AIAA 32ND DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC), 2013,
  • [3] Predictable Cache Coherence for Multi-Core Real-Time Systems
    Hassan, Mohamed
    Kaushik, Anirudh M.
    Patel, Hiren
    [J]. PROCEEDINGS OF THE 23RD IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2017), 2017, : 235 - 246
  • [4] Scalable Memory Reclamation for Multi-Core, Real-Time Systems
    Ren, Yuxin
    Liu, Guyue
    Parmer, Gabriel
    Brandenburg, Bjoern
    [J]. 24TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2018), 2018, : 152 - 163
  • [5] Power Aware Scheduling on Real-time Multi-core Systems
    Hanamakkanavar, Amit
    Handur, Vidya
    Kareti, Venkatesh
    Ranadive, Priti
    [J]. 2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 2624 - 2628
  • [6] Task Scheduling of Real-time Systems on Multi-Core Architectures
    Tan, Pengliu
    [J]. PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON ELECTRONIC COMMERCE AND SECURITY, VOL II, 2009, : 190 - 193
  • [7] Architectural Considerations For Certification of Real-Time Multi-Core Systems
    Huyck, Patrick
    [J]. 2013 IEEE/AIAA 32ND DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC), 2013,
  • [8] Real-time Multi-core Components for Cyber-physical Systems
    Wahler, Michael
    Oriol, Manuel
    Monot, Aurelien
    [J]. 2015 18TH INTERNATIONAL ACM SIGSOFT SYMPOSIUM ON COMPONENT-BASED SOFTWARE ENGINEERING (CBSE), 2015, : 37 - 42
  • [9] Schedulability Analysis for a Mode Transition in Real-Time Multi-Core Systems
    Lee, Jinkyu
    Shin, Kang G.
    [J]. IEEE 34TH REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2013), 2013, : 11 - 20
  • [10] A guidance framework for synthesis of multi-core reconfigurable real-time systems
    Lakhdhar, Wafa
    Mzid, Rania
    Khalgui, Mohamed
    Frey, Georg
    Li, Zhiwu
    Zhou, MengChu
    [J]. INFORMATION SCIENCES, 2020, 539 : 327 - 346