Model generation of test logic for macrocell based designs

被引：1
|
作者：
delaTorre, E [1 ]
Calvo, J [1 ]
Uceda, J [1 ]
机构：
[1] UNIV POLITECN MADRID,ETSI IND MADRID,MADRID 28006,SPAIN
来源：
EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/EURDAC.1996.558243
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
引用
收藏
页码：456 / 461
页数：6
相关论文
共 50 条
  • [1] Simulation based test generation for scan designs
    Pomeranz, I
    Reddy, SM
    ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 544 - 549
  • [2] AN IMAGING MODEL FOR ANALOG MACROCELL LAYOUT GENERATION
    BOWMAN, RJ
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1127 - 1130
  • [3] Compact Test Set Generation for Test Compression-based Designs
    Eggersgluess, Stephan
    2015 20TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2015,
  • [4] Floorplan-based crosstalk estimation for macrocell-based designs
    Gupta, S
    Katkoori, S
    Sankaran, H
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 463 - 468
  • [5] Exhaustive Test Case Generation for Nuclear Safety Software Based on the Software Logic Model
    Lee, Sang Hun
    Lee, Seung Jun
    Shin, Sung Min
    Lee, Eun-Chan
    Kang, Hyun Gook
    NUCLEAR TECHNOLOGY, 2024, 210 (05) : 850 - 867
  • [6] Specification based test sequence generation with propositional logic
    Wimmel, G
    Lötzbeyer, H
    Pretschner, A
    Slotosch, O
    SOFTWARE TESTING VERIFICATION & RELIABILITY, 2000, 10 (04): : 229 - 248
  • [7] A temporal logic based theory of test coverage and generation
    Hong, HS
    Lee, I
    Sokolsky, O
    Ural, H
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANAYLSIS OF SYSTEMS, PROCEEDINGS, 2002, 2280 : 327 - 341
  • [8] Efficient sequential test generation based on logic simulation
    Sheng, S
    Hsiao, MS
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (05): : 56 - 64
  • [9] Optimizing the flattened test-generation model for very large designs
    Wohl, P
    Waicukauski, J
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 681 - 690
  • [10] An EFSM-Driven and Model Checking-Based Approach to Functional Test Generation for Hardware Designs
    Kamkin, Alexander
    Lebedev, Mikhail
    Smolov, Sergey
    PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
12345