Floorplan-based crosstalk estimation for macrocell-based designs

被引:2
|
作者
Gupta, S [1 ]
Katkoori, S [1 ]
Sankaran, H [1 ]
机构
[1] Univ S Florida, Dept Comp Sci & Engn, Tampa, FL 33620 USA
关键词
D O I
10.1109/ICVD.2005.100
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose an estimation technique to measure the crosstalk susceptibility of different nets in the post global routing phase, prior to detailed routing of designs. Global routing provides the approximate routes of the wires. This is used to compute the aggressors of a given victim wire along its route and its crosstalk susceptibility with respect to those aggressors. The crosstalk susceptibility of a victim wire is given by (1) P-t the probability of crosstalk occurrence on the wire in different regions along its route; and (2) V-peak the worst case noise amplitude experienced by the wire along its route. Pt is estimated using a very fast and accurate statistical estimator previously proposed by the authors. V-peak is estimated by predicting the cross-coupling capacitances between neighboring wires, using their global routing information. Placement and global routing are done using CADENCE Silicon Ensemble. The predicted crosstalk estimates are compared against those by detailed HSPICE simulations. Average errors are found to be less than 8% while the execution times are significantly reduced.
引用
收藏
页码:463 / 468
页数:6
相关论文
共 50 条
  • [1] Floorplan-based FPGA Interconnect Power Estimation in DSP Circuits
    Jevtic, Ruzica
    Carreras, Carlos
    Pejovic, Vukasin
    11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), 2009, : 53 - 60
  • [2] A floorplan-based power network analysis methodology for system-on-chip designs
    Huang, Shih-Hsu
    Wang, Chu-Liao
    Huang, Man-Lin
    EMBEDDED AND UBIQUITOUS COMPUTING, PROCEEDINGS, 2007, 4808 : 507 - +
  • [3] Floorplan-based Localization and Map Update Using LiDAR Sensor
    Song, Seungwon
    Myung, Hyun
    2021 18TH INTERNATIONAL CONFERENCE ON UBIQUITOUS ROBOTS (UR), 2021, : 30 - 34
  • [4] Interference Aware CoMP for Macrocell-based Heterogeneous Ultra Dense Cellular Networks
    Liu, Ling
    Zhou, Yiqing
    Tian, Lin
    Sun, Bule
    Shi, Jinglin
    2018 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2018,
  • [5] An effective floorplan-based power distribution network design methodology under reliability constraints
    Huang, SH
    Wang, CL
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 353 - 356
  • [6] Floorplan driven high level synthesis for crosstalk noise minimization in macro-cell based designs
    Department of Computer Science and Engineering, University of South Florida, United States
    Proc. IEEE Comput. Soc. Annu. Symp. VLSI, ISVLSI, 1600, (274-279):
  • [7] Floorplan Driven High Level Synthesis for Crosstalk Noise Minimization in Macro-cell based Designs
    Sankaran, Hariharan
    Katkoori, Srinivas
    2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 274 - 279
  • [8] Model generation of test logic for macrocell based designs
    delaTorre, E
    Calvo, J
    Uceda, J
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 456 - 461
  • [9] Tractable Coverage Analysis for Hexagonal Macrocell-Based Heterogeneous UDNs With Adaptive Interference-Aware CoMP
    Liu, Ling
    Zhou, Yiqing
    Zhuang, Weihua
    Yuan, Jinhong
    Tian, Lin
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2019, 18 (01) : 503 - 517
  • [10] Impact on Performance and Energy of the Retention Time and Processor Frequency in L1 Macrocell-Based Data Caches
    Valero, Alejandro
    Sahuquillo, Julio
    Lorente, Vicente
    Petit, Salvador
    Lopez, Pedro
    Duato, Jose
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (06) : 1108 - 1117