Floorplan-based crosstalk estimation for macrocell-based designs

被引:2
|
作者
Gupta, S [1 ]
Katkoori, S [1 ]
Sankaran, H [1 ]
机构
[1] Univ S Florida, Dept Comp Sci & Engn, Tampa, FL 33620 USA
关键词
D O I
10.1109/ICVD.2005.100
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose an estimation technique to measure the crosstalk susceptibility of different nets in the post global routing phase, prior to detailed routing of designs. Global routing provides the approximate routes of the wires. This is used to compute the aggressors of a given victim wire along its route and its crosstalk susceptibility with respect to those aggressors. The crosstalk susceptibility of a victim wire is given by (1) P-t the probability of crosstalk occurrence on the wire in different regions along its route; and (2) V-peak the worst case noise amplitude experienced by the wire along its route. Pt is estimated using a very fast and accurate statistical estimator previously proposed by the authors. V-peak is estimated by predicting the cross-coupling capacitances between neighboring wires, using their global routing information. Placement and global routing are done using CADENCE Silicon Ensemble. The predicted crosstalk estimates are compared against those by detailed HSPICE simulations. Average errors are found to be less than 8% while the execution times are significantly reduced.
引用
收藏
页码:463 / 468
页数:6
相关论文
共 50 条
  • [21] Graph based soft module handling in floorplan
    Itoga, H
    Kodama, C
    Fujiyoshi, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) : 3390 - 3397
  • [22] Improving resolution on DOA estimation in a multipath macrocell environment using Eigenstructure-based methods
    Covarrubias-Rosales, DH
    Olague, JGA
    SYMPOTIC '04: JOINT IST WORKSHOP ON MOBILE FUTURE & SYMPOSIUM ON TRENDS IN COMMUNICATIONS, PROCEEDINGS, 2004, : 39 - 42
  • [23] BDD-based testability estimation of VHDL designs
    Ferrandi, F
    Fummi, F
    Macii, E
    Poncino, M
    Sciuto, D
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 444 - 449
  • [24] Estimation in Complex Sampling Designs Based on Resampling Methods
    Bardia Panahbehagh
    Journal of Agricultural, Biological and Environmental Statistics, 2020, 25 : 206 - 228
  • [25] Internet-based hierarchical floorplan design
    Lin, JH
    Jou, JY
    Jiang, IHR
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (11): : 2414 - 2423
  • [26] Iterative estimation of Sobol’ indices based on replicated designs
    Laurent Gilquin
    Clémentine Prieur
    Elise Arnaud
    Hervé Monod
    Computational and Applied Mathematics, 2021, 40
  • [27] Estimation in Complex Sampling Designs Based on Resampling Methods
    Panahbehagh, Bardia
    JOURNAL OF AGRICULTURAL BIOLOGICAL AND ENVIRONMENTAL STATISTICS, 2020, 25 (02) : 206 - 228
  • [28] Iterative estimation of Sobol' indices based on replicated designs
    Gilquin, Laurent
    Prieur, Clementine
    Arnaud, Elise
    Monod, Herve
    COMPUTATIONAL & APPLIED MATHEMATICS, 2021, 40 (01):
  • [29] Power Estimation Method Based on Real Measurements for Processor-based Designs on FPGA
    Afifi, Shereen Moatazs
    Verdier, Francois
    Belleudy, Cecile
    2014 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND COMPUTATIONAL INTELLIGENCE (CSCI), VOL 2, 2014, : 260 - 263
  • [30] Bit Error Rate Estimation Based on the Probabilistic Model of the Crosstalk Voltage
    Kuznetsov, Yury V.
    Baev, Andrey B.
    Konovalyuk, Maxim A.
    Gorbunova, Anastasia A.
    Russer, Johannes A.
    PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2020,