A Wide-Range FD for Referenceless Baud-Rate CDR Circuits

被引：7
|
作者：
Yao, Yun-Sheng [1 ,2 ]
Huang, Chang-Cheng [1 ,2 ]
Liu, Shen-Iuan [1 ,2 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2022年 / 69卷 / 01期
关键词：
DH-HEMTs; Clocks; Detectors; Decision feedback equalizers; Time-frequency analysis; Receivers; Monitoring; Baud rate; quarter-rate; clock and data recovery; decision feedback equalizer; frequency detector; GB/S;
D O I：
10.1109/TCSII.2021.3087364
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A wide-range frequency detector (FD) is presented for baud-rate clock and data recovery (CDR) circuits. It achieves a wide frequency capture range, a short lock time, and a low power. By using this FD, a referenceless quarter-rate CDR circuit with a one-tap decision feedback equalizer is fabricated in 40-nm CMOS technology. The active area of this CDR circuit is 0.0999mm(2) and its power is 44mW while the data rate is 16.8Gbps. The calculated energy efficiency of this CDR circuit is 2.62pJ/b.
引用
收藏
页码：60 / 64
页数：5
相关论文
共 50 条
  • [1] A 10.4-16-Gb/s Reference-Less Baud-Rate Digital CDR With One-Tap DFE Using a Wide-Range FD
    Chen, Wei-Ming
    Yao, Yun-Sheng
    Liu, Shen-Iuan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (11) : 4566 - 4575
  • [2] A Blind Baud-Rate ADC-Based CDR
    Ting, Clifford
    Liang, Joshua
    Sheikholeslami, Ali
    Kibune, Masaya
    Tamura, Hirotaka
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (12) : 3285 - 3295
  • [3] A Blind Baud-Rate ADC-Based CDR
    Ting, Clifford
    Liang, Joshua
    Sheikholeslami, Ali
    Kibune, Masaya
    Tamura, Hirotaka
    [J]. 2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 122 - +
  • [4] Robust Timing Error Detection for Multilevel Baud-Rate CDR
    Musah, Tawfiq
    Namachivayam, Abishek
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (10) : 3927 - 3939
  • [5] A 16-Gb/s Baud-Rate CDR Circuit With One-Tap Speculative DFE and Wide Frequency Capture Range
    Chou, Po-Yuan
    Chen, Wei-Ming
    Liu, Shen-Iuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (03) : 480 - 484
  • [6] Equal-slope baud-rate CDR algorithm with optimized eye opening
    Xiang, Xiao
    Gai, Weixin
    He, Ai
    Zhou, Hang
    Dong, Yanchi
    [J]. MICROELECTRONICS JOURNAL, 2021, 114
  • [7] A Wide-range Low Power Quarter Rate Single Loop CDR
    Kim, Jin-Ho
    Kang, Jin-Ku
    [J]. 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 145 - 146
  • [8] A 6.4-11 Gb/s Wide-Range Referenceless Single-Loop CDR With Adaptive JTOL
    Kim, Hye-Ran
    Lee, Jun-Yeol
    Lee, Jeong-Su
    Kang, Dong-Seok
    Chun, Jung-Hoon
    [J]. IEEE SOLID-STATE CIRCUITS LETTERS, 2020, 3 : 470 - 473
  • [9] A 22.5-to-32-Gb/s 3.2-pJ/b Referenceless Baud-Rate Digital CDR With DFE and CTLE in 28-nm CMOS
    Rahman, Wahid
    Yoo, Danny
    Liang, Joshua
    Sheikholeslami, Ali
    Tamura, Hirotaka
    Shibasaki, Takayuki
    Yamaguchi, Hisakatsu
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (12) : 3517 - 3531
  • [10] A 22.5-to-32Gb/s 3.2pJ/b Referenceless Baud-Rate Digital CDR with DFE and CTLE in 28nm CMOS
    Rahman, Wahid
    Yoo, Danny
    Liang, Joshua
    Sheikholeslami, Ali
    Tamura, Hirotaka
    Shibasaki, Takayuki
    Yamaguchi, Hisakatsu
    [J]. 2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 120 - 120
12345